

547 ~~524~~

תאריך הכתיבה: 13/9/21

שם המורה: סג"ל שלמה גלילי

מבחן ב: ממולי DC ממולי

שם הקורס: 361.1.4561

מיועד לתלמידי: הקב"מ שלמה

שנת תשפ"א סמ' א' מועד א'

שם הבחינה: 3 שלמה

חומר עזר: ס' חיים דבס מולי

ס' משה מולי, סיון סג"ל

חומר, ו/או משה בן הירש

שם נבחן: _____





אוניברסיטת בר-אילן

פדור - בחינה

יש לתת את שאלה 2
השאלה שווה בקוין, שאלה
שאלה 1 וגם

שאלה מס' 1. נתון זמן עקמוני
 $D = 0.5$ $f_s = 250 \text{ kHz}$
 המעגל מולי 0.01Ω
 מתקיים מתקיים סיביות
 (10%) ו.ו. מולי 10 V ו.ו. 10 V
 ה.י. 10 V (10%)

2. (50%)
 נתון זמן עקמוני $f_s = 250 \text{ kHz}$
 ה.י. 10 V (10%)
 ה.י. 10 V (10%)



נתון זמן עקמוני $f_s = 250 \text{ kHz}$
 ה.י. 10 V (10%)
 ה.י. 10 V (10%)
 ה.י. 10 V (10%)

נתון $V_{in} = 10 \text{ V}$, נתון 30 mA continuous
 מולי 5 V , 30 mA continuous, 100 mA גבול
 גבול מולי 50 mA . נתון יחיד ע"י סג"ל, ה.י.
 עקמוני גבול מולי (50 kHz) ו.ו. 10 V ו.ו. 10 V
 נתון עקמוני גבול מולי 100 mA ו.ו. 10 V



LM1524D/LM2524D/LM3524D Regulating Pulse Width Modulator

General Description

The LM1524D family is an improved version of the industry standard LM1524. It has improved specifications and additional features yet is pin for pin compatible with existing 1524 families. New features reduce the need for additional external circuitry often required in the original version. The LM1524D has a $\pm 1\%$ precision 5V reference. The current carrying capability of the output drive transistors has been raised to 200 mA while reducing $V_{CE(sat)}$ and increasing V_{CE} breakdown to 60V. The common mode voltage range of the error-amp has been raised to 5.5V to eliminate the need for a resistive divider from the 5V reference. In the LM1524D the circuit bias line has been isolated from the shut-down pin. This prevents the oscillator pulse amplitude and frequency from being disturbed by shut-down. Also at high frequencies (≈ 300 kHz) the max. duty cycle per output has been improved to 44% compared to 35% max. duty cycle in other 1524s.


In addition, the LM1524D can now be synchronized externally, through pin 3. Also a latch has been added to insure

one pulse per period even in noisy environments. The LM1524D includes double pulse suppression logic that insures when a shut-down condition is removed the state of the T-flip-flop will change only after the first clock pulse has arrived. This feature prevents the same output from being pulsed twice in a row, thus reducing the possibility of core saturation in push-pull designs.

Features

- Fully interchangeable with standard LM1524 family
- $\pm 1\%$ precision 5V reference with thermal shut-down
- Output current to 200 mA DC
- 60V output capability
- Wide common mode input range for error-amp
- One pulse per period (noise suppression)
- Improved max. duty cycle at high frequencies
- Double pulse suppression
- Synchronize through pin 3

Block Diagram



Absolute Maximum Ratings (Note 5)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

- Supply Voltage: 40V
- Collector Supply Voltage (LM1524D): 60V
- (LM2524D): 55V
- (LM3524D): 40V
- Operating Maximum Junction Temperature (Note 2): -40°C to $+125^{\circ}\text{C}$
- (LM2524D): 0°C to $+125^{\circ}\text{C}$
- (LM3524D): 150°C
- Maximum Junction Temperature: -85°C to $+150^{\circ}\text{C}$
- Storage Temperature Range: -65°C to $+150^{\circ}\text{C}$
- Lead Temperature (Soldering 10 sec.): J Pkg. 300°C
- Lead Temperature (Soldering 4 sec.): N Pkg. 260°C

Electrical Characteristics (Note 1)

Symbol	Parameter	Conditions	LM1524D		LM2524D		LM3524D		Units
			Tested Limit (Note 3)	Design Limit (Note 4)	Tested Limit (Note 3)	Design Limit (Note 4)	Tested Limit (Note 3)	Design Limit (Note 4)	
V_{REF}	Output Voltage		4.95	4.85	4.85	4.80	4.75	V_{Min}	
			4.90	5.05	5.15	5.20	5.25	V_{Max}	
V_{OLine}	Line Regulation	$V_{IN} = 8\text{V to }40\text{V}$	20	10	15	30	25	mV/Max	
V_{OLoad}	Load Regulation	$I_L = 0\text{ mA to }20\text{ mA}$	15	10	15	25	25	mV/Max	
ΔV_{IN}	Ripple Rejection	$f = 120\text{ Hz}$	66	66	66	66	66	dB	
ΔV_{REF}	Short Circuit Current	$V_{REF} = 0$	25	25	25	25	25	mA Min	
I_{OS}	Output Noise	$10\text{ Hz} \leq f \leq 10\text{ kHz}$	150	100	180	100	200	mA Max	
N_O	Long Term Stability	$T_A = 125^{\circ}\text{C}$	40	40	40	100	100	$\mu\text{Vrms Max}$	
			20	20	20	20	20	mV/kHz	

REFERENCE SECTION		OSCILLATOR SECTION	
f_{OSC}	Max. Freq.	$R_T = 1\text{k}, C_T = 0.001\ \mu\text{F}$ (Note 7)	550
f_{OSC}	Initial Accuracy	$R_T = 5.6\text{k}, C_T = 0.01\ \mu\text{F}$ (Note 7)	20
Δf_{OSC}	Freq. Change with V_{IN}	$R_T = 2.7\text{k}, C_T = 0.01\ \mu\text{F}$ (Note 7)	38
Δf_{OSC}	Freq. Change with Temp.	$V_{IN} = 8\text{ to }40\text{V}$	0.5
V_{OSC}	Output Amplitude (Pin 3) (Note 8)	$T_A = -55^{\circ}\text{C to }+125^{\circ}\text{C}$ at 20 kHz $R_T = 5.6\text{k}, C_T = 0.01\ \mu\text{F}$	5
I_{PW}	Output Pulse Width (Pin 3)	$R_T = 5.6\text{k}, C_T = 0.01\ \mu\text{F}$	0.5

Typical Applications (Continued)

From the relation $V_L = L \frac{di}{dt}$, $\Delta I_L = \frac{V_L T}{L}$

$$\Delta I_L^+ = \frac{(V_{IN} - V_O) t_{ON}}{L} \quad \Delta I_L^- = \frac{V_O t_{OFF}}{L}$$

Neglecting V_{SAT} , V_D , and setting $\Delta I_L^+ = \Delta I_L^-$

$$V_O = V_{IN} \left(\frac{t_{ON}}{t_{OFF} + t_{ON}} \right) = V_{IN} \left(\frac{D}{1-D} \right)$$

where $T =$ Total Period

The above shows the relation between V_{IN} , V_O , and duty cycle.

$$I_{MPQ} = I_{OUT(Q)} \left(\frac{t_{ON}}{t_{ON} + t_{OFF}} \right)$$

as Q1 only conducts during t_{ON}

$$P_{IN} = I_{MPQ} V_{IN} = (I_{OUT(Q)} \left(\frac{t_{ON}}{t_{ON} + t_{OFF}} \right) V_{IN}$$

$$P_o = I_o V_o$$

The efficiency, η , of the circuit is:

$$\eta_{MAX} = \frac{P_o}{P_{IN}} = \frac{I_o V_o}{I_o V_{IN}} = \frac{V_o V_o}{V_{IN} (V_{SAT} t_{ON} + V_o t_{OFF})}$$

$$\frac{V_o}{V_o + 1} \text{ for } V_{SAT} = V_{D1} = 1V.$$

η_{MAX} will be further decreased due to switching losses in Q1. For this reason Q1 should be selected to have the maximum possible f_T , which implies very fast rise and fall times.

CALCULATING INDUCTOR L1

$$t_{ON} = \frac{(\Delta I_L^+) \times L1}{(V_{IN} - V_O) \times t_{OFF}} = \frac{(\Delta I_L^-) \times L1}{V_o}$$

$$t_{ON} + t_{OFF} = T = \frac{(\Delta I_L^+) \times L1}{(V_{IN} - V_O)} + \frac{(\Delta I_L^-) \times L1}{V_o}$$

$$= \frac{0.4 I_L T}{(V_{IN} - V_O)} + \frac{V_o}{V_o}$$

Since $\Delta I_L^+ = \Delta I_L^- = 0.4 I_o$




FIGURE 14

LM1524D/LM2524D/LM3524D

Typical Applications (Continued)




FIGURE 8. Positive Regulator, Step-Down Basic Configuration (I_{OUT(MAX)} = 80 mA)

Design Equations

$$P_o = 8 \text{ mA} \left(\frac{V_o}{2.5} - 1 \right)$$

$$I_{OUT} = \frac{\text{Current Limit Sense Volt}}{R_1 C_1}$$

$$f_{OSC} = \frac{1}{R_2 C_2}$$

$$L1 = \frac{2.5 V_o (V_{IN} - V_o)}{I_o V_o f_{OSC}}$$

$$C_3 = \frac{V_o (V_{IN} - V_o) T}{8 \Delta V_o V_{IN} L1}$$

$$I_{OUT} = I_o \frac{V_o}{V_o}$$




FIGURE 10. Positive Regulator, Step-Down Boosted Current Configuration

Solving the above for L1

$$L1 = \frac{2.5 V_o (V_{IN} - V_o)}{I_o V_{IN} f}$$

where L1 is in Henrys

f is switching frequency in Hz

Also, see LM1578 data sheet for graphical methods of inductor selection.

CALCULATING OUTPUT FILTER CAPACITOR C₂

Figure 14 shows L1's current with respect to Q1's t_{ON} and t_{OFF} times. This current must flow to the load and C_2 . The current will then be the difference between I_o and I_o .

$$I_o = I_o - I_o$$

From Figure 14 it can be seen that current will be flowing into C_2 for the second half of t_{ON} through the first half of t_{OFF} or a time, $t_{ON}/2 + t_{OFF}/2$. The current flowing for this time is $\Delta I_L/4$. The resulting ΔV_o or ΔV_o is described by:

$$\Delta V_{OPP} = \frac{1}{C} \times \frac{\Delta I_L}{4} \times \left(\frac{t_{ON}}{2} + \frac{t_{OFF}}{2} \right)$$

$$= \frac{\Delta I_L \left(\frac{t_{ON} + t_{OFF}}{2} \right)}{4C}$$

Since $\Delta I_L = \frac{V_o (T - t_{ON})}{L1}$ and $t_{ON} = \frac{V_o T}{V_{IN}}$

$$\Delta V_{OPP} = \frac{V_o \left(T - \frac{V_o T}{V_{IN}} \right) \left(\frac{T}{2} \right)}{4CL1} = \frac{(V_{IN} - V_o) V_o T^2}{8V_{IN} CL1}$$

$$C_2 = \frac{(V_{IN} - V_o) V_o T^2}{8 \Delta V_o V_{IN} L1}$$

where C is in farads, T is switching frequency

ΔV_o is pp output ripple

For best regulation, the inductor's current cannot be allowed to fall to zero. Some minimum load current I_o and thus inductor current, is required as shown below.

$$I_o(\text{REQ}) = \frac{(V_{IN} - V_o) t_{ON}}{2L1} = \frac{(V_{IN} - V_o) V_o}{2V_{IN} L1}$$

$$\Delta I_L^+ = \frac{(V_{IN} - V_o) t_{ON}}{L1}$$




FIGURE 14

Functional Description (Continued)




FIGURE 3

ERROR AMPLIFIER

The error amplifier is a differential input, transconductance amplifier. Its gain, nominally 60 dB, is set by either feedback or output loading. This output loading can be done with either purely resistive or a combination of resistive and reactive components. A graph of the amplifier's gain vs output load resistance is shown in Figure 4.




FIGURE 4

The output of the amplifier, or input to the pulse width modulator, can be overridden easily as its output impedance is very high ($Z_o \approx 5 \text{ M}\Omega$). For this reason a DC voltage can be applied to pin 9 which will override the error amplifier and force a particular duty cycle to the outputs. An example of this could be a non-regulating motor speed control where a variable voltage was applied to pin 9 to control motor speed. A graph of the output duty cycle vs the voltage on pin 9 is shown in Figure 5.

The duty cycle is calculated as the percentage ratio of each output's ON-time to the oscillator period. Paralleling the outputs doubles the observed duty cycle.




FIGURE 5

The amplifier's inputs have a common-mode input range of 1.5V-5.5V. The on board regulator is useful for biasing the inputs to within this range.

CURRENT LIMITING

The function of the current limit amplifier is to override the error amplifier's output and take control of the pulse width. The output duty cycle drops to about 25% when a current limit sense voltage of 200 mV is applied between the $+C_1$ and $-C_1$ sense terminals. Increasing the sense voltage to approximately 5% results in a 0% output duty cycle. Care should be taken to ensure the -0.7V to $+1.0\text{V}$ input common-mode range is not exceeded.

OUTPUT STAGES

The outputs of the LM1524D are NPN transistors, capable of a maximum current of 200 mA. These transistors are driven 180° out of phase and have non-committed open collectors and emitters as shown in Figure 6.





FIGURE 6

Test Circuit



Functional Description

INTERNAL VOLTAGE REGULATOR

The LM1524D has an on-chip 5V, 50 mA, short circuit protected voltage regulator. This voltage regulator provides a supply for all internal circuitry of the device and can be used as an external reference.

For input voltages of less than 8V the 5V output should be shorted to pin 15, V_{IN} , which disables the 5V regulator. With these pins shorted the input voltage must be limited to a maximum of 6V. If input voltages of 6V-8V are to be used, a pre-regulator, as shown in Figure 1, must be added.




FIGURE 1

OSCILLATOR

The LM1524D provides a stable on-board oscillator. Its frequency is set by an external resistor, R_T and capacitor, C_T . A graph of R_T , C_T vs oscillator frequency is shown in Figure 2. The oscillator's output provides the signals for triggering an internal flip-flop, which directs the PWM information to the outputs, and a blanking pulse to turn off both outputs during transitions to ensure that cross conduction does not occur. The width of the blanking pulse, or dead time, is controlled by the value of C_T , as shown in Figure 3. The recommended values of R_T are 1.5 k Ω to 100 k Ω , and for C_T , 0.001 μF to 0.1 μF .




FIGURE 2

If two or more LM1524D's must be synchronized together, the easiest method is to interconnect all pin 3 terminals, tie all pin 7's (together) to a single C_T , and leave all pin 6's open except one which is connected to a single R_T . This method works well unless the LM1524D's are more than 6" apart.

A second synchronization method is appropriate for any circuit layout. One LM1524D, designated as master, must have its R_T , C_T set for the correct period. The other slave LM1524D(s) should each have an R_T , C_T set for a 10% longer period. All pin 3's must then be interconnected to allow the master to properly reset the slave units.

The oscillator may be synchronized to an external clock source by setting the internal free-running oscillator frequency 10% slower than the external clock and driving pin 3 with a pulse train (approx. 3V) from the clock. Pulse width should be greater than 50 ns to ensure full synchronization.