A Theory of Asynchronous Circuits

DAVID E. MULLER
Research Associate Professor of Applied Mathematics
University of Illinois

and

W. S. BARTKY
University of Illinois

1. Introduction

Switching circuits are commonly classified as being either synchronous or asynchronous, depending upon whether or not the signals in the circuit are synchronized with some source of fundamental frequency (or clock) which regulates the entire circuit. Much of the mathematical theory of switching circuits and many design techniques have been limited to synchronous circuits, because it is possible to predict the state (or condition) of a synchronous circuit at the time of any given clock signal if one knows the initial state of the circuit and its logical characteristics. As a result, many design problems may be handled by logical algebra. However, in an asynchronous circuit it is not possible to predict the state immediately resulting from a previous state from a knowledge of the logical characteristics of the circuit alone. The resulting state may also depend upon the relative speeds of some of the logical elements which comprise the circuit. The possibility of such "races" in asynchronous circuits complicates the theory unless one is prepared to make definite assumptions concerning element speeds, and thus reduce the problem to the synchronous case, or else design one's circuits so that only one logical element is able to change at a time.

We shall not attempt here to extend the theory of synchronous circuits to cover the asynchronous case, but rather develop a comprehensive theory of asynchronous circuits which will differ from that of synchronous circuits in many fundamental respects. One of our main objects will be to describe the properties of circuits which are speed-independent in the sense that their ultimate behavior does not depend upon the relative speeds of their elements. What is meant by "ultimate behavior" will be set down precisely in the later discussion, and techniques for designing speed-independent circuits will be described toward the end.

Existing theories of asynchronous circuits have been mostly concerned with what might be called the "black-box" model of a circuit. One deals with a "black box" or circuit having a number of inputs, a number of outputs, and a number of internal states. When the input signals are changed, the circuit proceeds from its existing internal state to another uniquely determined internal state and the outputs change accordingly. One must always assume that no further change is made in the inputs until this second internal state has actually
been achieved, for otherwise the behavior of the circuit would be indeterminate. The theory
treats the way the states and outputs change as a result of manipulating the inputs and in
most respects is similar to the corresponding theory of synchronous circuits.

The theory presented here is not a revision of the “black-box” theories but may be
regarded as a supplement to them, since it is concerned with the changes which the circuit
undergoes if the inputs, if any, are held fixed. It therefore deals with those transitions
which occur between input changes. It might also be used to describe the action of a circuit
which has no inputs of the type referred to above, for example, an automatic computer.
Since the inputs, if they exist, are regarded as fixed in the present theory, they need not
appear explicitly in our description of a circuit and may be regarded as parameters affecting
the circuit’s logical properties.

2. Description of a Circuit

In an idealized switching circuit the physical signal present at any point within the
circuit may assume one of a discrete set of values. This physical signal may take the form
of a voltage, current, position, or other measurable quantity. Let us assume that n such
measurements are sufficient to specify the state of the circuit so that any other measurements
may be uniquely determined from the given n. These n signals will be denoted by symbols
such as \( z_1, z_2, \ldots, z_n \), and the n-tuple \( z = (z_1, z_2, \ldots, z_n) \) will be taken as representing
the state of the circuit.

Each signal \( z_i \) may assume one of a discrete set of values \( S_i \), where the elements of \( S_i \)
are finite in number and totally ordered. They may therefore be set into correspondence
with the integers 0, 1, \ldots, \( k_i - 1 \), where it is assumed that \( S_i \) contains \( k_i \) elements. The set
\( S \) of states is, thus, also finite and contains all n-tuples \( z \) whose components \( z_i \) are taken
from the sets \( S_i \).

An important special case is that of the binary switching circuit in which a signal may
take one of but two possible values so that \( k_i = 2 \) for each \( i = 1, 2, \ldots, n \). Thus, in the
binary case the signal \( z_i \) may be either 0 or 1, while in the general case it may be any member
of the ordered set of values 0, 1, \ldots, \( k_i - 1 \). The binary case is so important that it would
hardly be worth while treating the more general case were it not possible to do so with very
little additional difficulty.

In a relay switching circuit the signal \( z_i \) may conveniently be taken as describing the
position of the \( i \)th relay. If this relay is of the usual two-position (open or closed) type, the
signal will be binary, while a relay having \( k_i \) standard positions could be described by the
more general type of signal.

In an electronic switching circuit the signals are usually interpreted as voltages, and,
although it is true that voltages in a circuit change in a continuous fashion, one may assume
that each signal value merely specifies a range of voltage rather than an exact voltage.
Naturally, we may use this simplified treatment of the signals only if the behavior of the
circuit is adequately described by the discrete signals.
The switching properties of an idealized switching circuit can be expressed as a set of functions

\[ z'_i = f_i(z_1, z_2, \ldots, z_n), \quad i = 1, 2, \ldots, n, \]

where the dependent variables \( z'_i \) lie in the sets \( S_i \). Each \( z'_i \) is assumed to be uniquely determined by the state \( z = (z_1, z_2, \ldots, z_n) \). In a binary circuit these functions will be Boolean functions since all signals are assumed to be either 0 or 1. In an electronic circuit these functions represent the individual logical elements which form the circuit, and serve to describe their interconnections; in a relay circuit these functions express the behavior of the networks of contacts.

Our theory will therefore be concerned with the following concepts:

1. \( n \) signals \( z_i, i = 1, 2, \ldots, n \), each taken from a set \( S_i \) of \( k_i \) ordered elements, (2.1)

2. The set \( S \) of \( n \)-tuples of signals \( z = (z_1, z_2, \ldots, z_n) \), called states. (2.2)

3. \( n \) functions \( z_i' = f_i(z_1, z_2, \ldots, z_n) \) which define a mapping of \( S \) onto itself. (2.3)

A more general switching circuit will also be influenced by outside parameters or "inputs" which should properly be included in (2.3) above. Since the present theory is concerned only with the behavior of circuits during the time that such inputs (if present at all) are held fixed, we need not include them explicitly in the functions (2.3).

3. Circuit Behavior

We now wish to set down a mathematical description of the behavior of an asynchronous, or nonlocked, switching circuit. If the circuit is placed in a state \( a = (a_1, a_2, \ldots, a_n) \), some of the signals will generally tend to change and the circuit will pass to another state \( b = (b_1, b_2, \ldots, b_n) \). If the circuit is synchronous this "next" state \( b \) will occur just one clock interval later and will be uniquely determined by the functions (2.3). In fact, \( b \) will be just \( a' = (a_1', a_2', \ldots, a_n') \). In an asynchronous circuit, on the other hand, there is no clock, or source of fundamental frequency, and the relative times which the various signals take to change will depend on physical properties of the circuit elements and will be unrelated to the logical properties expressed in (2.3). The state \( b \) is, thus, not always uniquely determined by the functions (2.3) in the asynchronous case and, in general, may be any one of several states depending on these relative speeds.

We wish to make no specific assumptions concerning relative speeds of circuit elements in the asynchronous case and we shall try to describe all possible states \( b \) into which the circuit may pass from a given state \( a \). This concept is expressed in terms of a relation \( \mathcal{R} \):

\[ a \mathcal{R} b \text{ means that each signal } b_i \text{ of } b \text{ satisfies either } a_i \leq b_i \leq a'_i \text{ or } a_i \geq b_i \geq a'_i, \quad (3.1) \]

depending upon whether \( a_i \leq a'_i \) or \( a_i \geq a'_i \).

Clearly \( a \mathcal{R} a \) and \( a \mathcal{R} a' \), but, in general, there may be other states \( b \) as well which satisfy \( a \mathcal{R} b \), and in asynchronous-circuit theory all such "next" states will be regarded as
possible. If one thinks of $a_i$ as the existing signal and $a'_i$ as a new signal toward which point $i$ is tending, then (3.1) may be thought of intuitively as saying that in the "next" state $b$ the signal $b_i$ at point $i$ may have changed so that it lies anywhere in the closed interval $a_i$ to $a'_i$.

A partial allowed sequence of $k$ states $a(1), a(2), \ldots, a(k)$ is any sequence of $k \geq 1$ states which, whenever $k \geq 2$, satisfies $a(j) \neq a(j + 1)$ for all $j = 1, 2, \ldots, k - 1$.

A partial allowed sequence is a sequence of states which is intended to describe the possible behavior of a circuit which starts in state $a(1)$ and passes through succeeding states $a(2), \ldots, a(k)$. The circuit may go on to other states after reaching $a(k)$ and so to complete the description of the circuit's behavior we require:

An allowed sequence of states $a(1), a(2), \ldots$ (which may be either finite or infinite) is any sequence such that:

$$a(j) \neq a(j + 1) \text{ and } a(j) \neq a(j + 1) \text{ for all consecutive pairs of states } a(j), a(j + 1)$$ in the sequence; and

there exists no signal $a_i(j)$ with $a_i(j) = a_i(k) < a'_i(k)$ or $a_i(j) = a_i(k) > a'_i(k)$ for all signals $a_i(k)$ with $k \geq j$.

An allowed sequence may be regarded as a possible sequence of states through which an asynchronous circuit might pass if placed initially in state $a(1)$. This definition (3.3) was chosen because it was thought to best represent asynchronous-circuit behavior. Other possible definitions may be more convenient from a mathematical standpoint but would fail to yield a realistic theory. Condition (3.3b) requires that no point $i$ in the circuit may retain a signal $a_i(j)$ indefinitely if it is tending toward some other value $a'_i(k)$ which remains either greater than $a_i(j)$ or less than $a_i(j)$ for the rest of the sequence. We note that (3.3b) permits $a_i(j)$ to remain fixed indefinitely if $a'_i(j)$ is alternately greater and less than $a_i(j)$.

Any finite, consecutive set of states in an allowed sequence forms a partial allowed sequence.

If both $a(1), a(2), \ldots, a(k)$ and $a(k), a(k + 1), \ldots, a(m)$ are partial allowed sequences, then $a(1), a(2), \ldots, a(k), \ldots, a(m)$ is a partial allowed sequence.

If the sequence $a(k), a(k + 1), \ldots$ is an allowed sequence and $a(1), a(2), \ldots, a(k)$ is a partial allowed sequence, then the composite sequence $a(1), a(2), \ldots, a(k), \ldots$ is an allowed sequence.

Allowed sequences may be either finite or infinite, but if a finite sequence $a(1), a(2), \ldots, a(m)$ is allowed, then the terminal state $a(m)$ must be an equilibrium state, that is, one for which $a(m) = a'(m)$.

The statements above follow from the definitions of allowed and of partial allowed.
sequences. Statement (3.6) must hold in order to avoid a violation of (3.3b); (3.3b) also restricts infinite allowed sequences, but in a more subtle way, as will be demonstrated later.

If an allowed sequence does indeed represent a possible sequence of states through which the circuit might pass, then it should be possible to show that at least one allowed sequence exists which starts with any state \( a(1) \) as the initial state. If no allowed sequence exists, then we must seek some other way of describing the behavior of the circuit when placed in state \( a(1) \).

**Theorem 1:** Given any state \( a(1) \), there must exist at least one allowed sequence \( a(1), a(2), \ldots \) having \( a(1) \) as its initial state.

**Proof:** Form the sequence \( a(1), a(2), \ldots \) by the following rules:

1. let \( a(j + 1) = a'(j) \) if \( a'(j) \neq a(j) \);
2. let the sequence terminate with \( a(j) \) if \( a'(j) = a(j) \). That this sequence satisfies (3.3a) may be seen from the property \( a(j) \notin a'(j) \); (3.3b) may also be seen to hold if one notes that either \( a_a(j) = a'(j) \) or else \( a_a(j) \neq a'(j) = a_a(j + 1) \) so that either \( a_a(k) = a'_a(k) \), with \( k = j \), or else \( a_a(j) \neq a_a(j) \), with \( k = j + 1 \).

In the relation \( a \mathcal{F} b \) we have expressed the notion that state \( b \) may come after state \( a \) with no intervening states. We now go on to define a new relation \( a \mathcal{C} b \) which will indicate that \( b \) may come after \( a \) but that intervening states may separate them.

\( a \mathcal{F} b \), read \( a \) is followed by \( b \), means that a partial allowed sequence exists having \( a \) as its first and \( b \) as its last state.

Two properties of the \( \mathcal{F} \) relation may be immediately noted.

\[ a \mathcal{F} a \] for all states \( a \).

We note that any state \( a \) by itself forms a partial allowed sequence.

\[ a \mathcal{F} b \text{ and } b \mathcal{F} c \text{ implies } a \mathcal{F} c. \]

The composite sequence \( a, \ldots, b, \ldots, c \) is a partial allowed sequence.

Unfortunately, the \( \mathcal{F} \) relation does not produce a partial ordering of the states, since we may have \( a \mathcal{F} b \text{ and } b \mathcal{F} a \) and yet \( a \neq b \). A partial ordering may be constructed between sets of states rather than states, in a manner described in the following definition:

\[ a \mathcal{E} b \text{ means } a \mathcal{F} b \text{ and } b \mathcal{F} a. \]

**Theorem 2:** \( \mathcal{E} \) is an equivalence relation.

**Proof:** We need only note that

\[ a \mathcal{E} a \text{ for all } a, \]

\[ a \mathcal{E} b \text{ implies } b \mathcal{E} a, \]

\[ a \mathcal{E} b \text{ and } b \mathcal{E} c \text{ imply } a \mathcal{E} c, \]

which follow from the properties of \( \mathcal{F} \).
A THEORY OF ASYNCHRONOUS CIRCUITS

Since the states are finite in number, by construction, we see that the $\mathcal{R}$ relation breaks the set of states $\mathcal{S}$ into a finite number of nonvoid equivalence sets $A$, $B$, $C$, $\ldots$.

Two states $a$ and $b$ lie in the same equivalence set $C$ if and only if $a \mathcal{R} b$. (3.11)

$A \mathcal{F} B$, read $A$ is followed by $B$, means that there is a state $a$ in $A$ and a state $b$ in $B$ such that $a \mathcal{F} b$. (3.12)

**Theorem 3:** If $a$ is in $A$ and $b$ is in $B$, and if $A \mathcal{F} B$, then $a \mathcal{F} b$.

**Proof:** By (3.12) we can find a state $a^*$ in $A$ and a state $b^*$ in $B$ such that $a^* \mathcal{F} b^*$. Then since $a \mathcal{F} a^*$, $a^* \mathcal{F} b^*$, $b^* \mathcal{F} b$, we have $a \mathcal{F} b$.

**Theorem 4:** The $\mathcal{F}$ relation defines a partial ordering between equivalence sets.

**Proof:** We must show that

- $A \mathcal{F} A$ for all $A$.
- $A \mathcal{F} B$ and $B \mathcal{F} C$ implies $A \mathcal{F} C$. (3.13b)
- $A \mathcal{F} B$ and $B \mathcal{F} A$ implies $A = B$. (3.13c)

These three properties may be easily deduced from (3.12) and Theorem 3.

Since the number of equivalence sets is finite and partially ordered, there must exist at least one maximum or final set.

$M$ is a final set if and only if there is no set $M^*$ different from $M$, such that $M \mathcal{F} M^*$. (3.14)

Given any equivalence set $A$ there must exist at least one final set $M$ such that $A \mathcal{F} M$. (3.15)

If we deny (3.15) we may construct a sequence of sets $A$, $A(1)$, $A(2)$, $\ldots$ of indefinite length such that $A(j) \mathcal{F} A(j + 1)$ and $A(j) \neq A(j + 1)$, and involving no repetitions because of partial ordering. This requires an infinite number of sets. Similarly, a minimum set may be shown to exist, but such sets will have little importance in the present theory.

**Theorem 5:** $a = a'$ (that is, $a$ is an equilibrium state) if and only if its equivalence set $A$ is a final set containing just one state.

**Proof:** If $a = a'$, then $a \mathcal{R} b$ implies $a = b$. Hence $A$ is a set containing just one state, and consequently is a final set since $A \mathcal{F} B$ would imply $a \mathcal{F} b$ for a state $b$ in $B$. If $A$ is a final set containing just one state $a$, then, since $a \mathcal{R} a'$, we have either $a'$ in $B$ with $A \mathcal{F} B$, which is impossible, or else $a'$ in $A$, which means $a = a'$.

A pseudo-final set $P$ is an equivalence set of states $p(1), \ldots, p(r)$ which is not final and for which there is no signal index $i$ such that $p_i(j)$ is constant over all $j = 1, \ldots, r$, and either $p_i(j) < a'_i(j)$ for all $j = 1, \ldots, r$, or $p_i(j) > a'_i(j)$ for all $j = 1, \ldots, r$. (3.16)

We note that a pseudo-final set must contain more than one state.

209
Theorem 6: Any allowed sequence \( a(1), a(2), \ldots \) must contain a state \( a(m) \) such that all states \( a(m), a(m + 1), \ldots \) lie in the same equivalence set \( T \) (called the terminal set of the sequence), which is either final or pseudo-final.

Proof: Since the number of equivalence sets is finite, we see that the number of sets which are represented in any allowed sequence is also finite. Hence there must be a state \( a(m) \) such that all equivalence sets in the entire allowed sequence are represented in the partial allowed sequence \( a(1), a(2), \ldots, a(m) \). Now if \( a(m) \) is in \( T \), then all states following \( a(m) \) must also be in \( T \). Otherwise, partial ordering of the sets would be violated.

We must now show that \( T \) is either final or pseudo-final. Assume that \( T \) is neither. In this case we have either \( a_i(m) = a_i(k) < a_i'(k) \) for some \( i \) and all \( k \geq m \), or \( a_i(m) = a_i(k) > a_i'(k) \) for some \( i \) and all \( k \geq m \), and consequently we have violated (3.3b).

In view of (3.15) we note that, if any initial state \( u \) is chosen, we may always form an allowed sequence starting with \( u \), whose terminal set is final. A somewhat stronger result may be proved, however.

Theorem 7: If \( u \) is any state and \( U \) is its equivalence set, then, if \( T \) is any final or pseudo-final set such that \( U \equiv T \), an allowed sequence may be constructed starting with \( u \) whose terminal set is \( T \).

Proof: If \( T \) is a final set and \( t(0) \) is any state in \( T \), we may form a partial allowed sequence \( t, \ldots, t(0) \) by (3.7) and Theorem 3. An allowed sequence starting with \( t \) may now be formed by the method of Theorem 1. Since \( T \) is final, the sequence must be entirely in \( T \); for if some member of the sequence lies in another set \( T \), we would have \( T \equiv T^* \). Now if we combine these two sequences by (3.5b), we obtain the desired sequence \( u, \ldots, t(0), \ldots \).

If \( T \) is a pseudo-final set, the same proof may be used provided we may form an allowed sequence starting with \( t(0) \) and lying entirely in \( T \). This is done in the following paragraph.

Let \( t(0), t(1), \ldots, t(k) \) be the states in the pseudo-final set \( T \). Construct \( k + 1 \) partial allowed sequences \( t(0), \ldots, t(1); t(1), \ldots, t(2); t(2), \ldots, t(3); \ldots; t(k - 1), \ldots, t(k); t(k), \ldots, t(0) \); by use of (3.7). Since the states at the ends of these partial allowed sequences match, they may be combined by (3.5a) into a single partial allowed sequence \( t(0), \ldots, t(1), \ldots, t(2), \ldots, t(k), \ldots, t(0) \) containing all states in \( T \). Let us now repeat this partial allowed sequence indefinitely, always letting the last member of the previous partial allowed sequence be the first member of the next. This resulting sequence is allowed since all states in \( T \) are present and (3.16) gives us (3.3b).

4. An Example of a Circuit

As an example, consider the binary circuit whose defining equations (2.3) are the Boolean equations:

\[
\begin{align*}
z_1' &= z_2 \lor z_3, \\
z_3' &= z_4 (z_1 \lor z_2), \\
z_2' &= \overline{z_1}, \\
z_4' &= \overline{z_3}.
\end{align*}
\]
A THEORY OF ASYNCHRONOUS CIRCUITS

This circuit, if represented by a logical diagram, would consist of two "not" elements, an "or" element, and a special element for producing the function $z = (x_1 \lor x_2)$. They are to be connected as in Fig. 1, where $E$ represents the special element.

If one writes the $R$ relations between the sixteen states, and the corresponding $\mathcal{F}$ relations, it can be shown that there are four equivalence sets. They may be designated by $A$, $B$, $C$, and $D$ as follows:

- $A$ contains (0000), (0010), (0100), (0110), (0111), (1000), (1011), (1100), (1111);
- $B$ contains (0001), (0101), (1001), (1101);
- $C$ contains (1110);
- $D$ contains (1010).

We have $A \not\subseteq B$, $A \not\subseteq C$, $A \not\subseteq D$, and $C \not\subseteq D$.

We note also that $B$ and $D$ are final sets, while $A$ is pseudo-final and $C$ is neither final nor pseudo-final.

Since (1010) is an equilibrium state, we see by Theorem 5 that its set contains no other state and must be final.

If we start with the initial state (1111) we may illustrate some of the possible allowed sequences:

1. (1111), (1010);
2. (1111), (1110), (1010);
3. (1111), (1101), (1100), (0001), (0011), (1101), (1001), ...;
4. (1111), (0111), (0110), (0100), (1100), (1000), (0000), (0010), (0110), (0100), ... .

The last two allowed sequences are infinite, having cycles of four and six states, respectively.

Sequences (1) and (2) have the final set $D$ as their terminal set. Since this set contains just the equilibrium state (1010) we see that both these allowed sequences are finite. The sequence (1) proceeds directly from $A$ to $D$ while (2) goes through the intermediate set $C$ before terminating in $D$.

Sequence (3) goes from $A$ to $B$, and since $B$ is final this must be its terminal set. This sequence enters a cycle of states in $B$ and does not terminate.

Sequence (4) remains, indefinitely, in the pseudo-final set $A$. It may appear as if condition (3.3b) is violated in the cycle because the fourth signal never changes after the first two states; but since $a'_4(k) = a_4(k)$ for states (0110) and (0010) we see that no violation has occurred.

5. Speed Independence

In the previous discussion we have sought to describe the behavior of a circuit by means of the concept of an allowed sequence. In Theorem 6 we saw that the circuit eventually
passes into a final or pseudo-final set of states, and stays in this set from then on. If the terminal set consists of one state, this means that the circuit goes to equilibrium and the allowed sequence terminates. Otherwise the circuit may never reach equilibrium; but one may regard the final or pseudo-final set, which perpetuates itself, as a sort of dynamic equilibrium.

Of special interest are those circuits in which the ultimate behavior of the circuit does not depend on the relative speeds of the elements. Such circuits, which will be called speed-independent, may be designed without regard to time tolerances and capacities of elements and wiring. Hence they should be easier to design and more reliable than asynchronous circuits which require time tolerances on the elements for proper operation.

There remains the problem of selecting a suitable definition for speed-independence in asynchronous circuits. One might choose the requirement that all allowed sequences starting with a given initial state \( u \) shall terminate in an equilibrium state \( m \). This requirement has been expressed before in slightly different terms by another author, and it has the advantage that it ensures a unique final condition for the circuit. On the other hand, it precludes the possibility of having speed-independent circuits which “cycle” indefinitely (within a final or pseudo-final set), and for this reason we shall use a somewhat broader definition for speed independence.

A circuit is said to be speed-independent with respect to an initial state \( u \) if there exists a final set \( M \) such that every allowed sequence beginning with \( u \) (5.1) contains a state in \( M \).

**Theorem 8:** If a circuit is speed-independent with respect to \( u \), then the terminal set of every allowed sequence starting with \( u \) must be \( M \).

**Proof:** Let an allowed sequence under consideration be \( u, a(1), a(2), \ldots \), and let \( a(j) \) be a state of the sequence which is in \( M \). Then \( a(j), a(j + 1), \ldots \) must all lie in \( M \); for if \( a(k) \) with \( k > j \) is in \( M \), then \( M \neq M^* \), which is impossible. Thus \( M \) is the terminal set of all allowed sequences starting with \( u \).

Theorem 8 shows that the ultimate behavior of the circuit, when placed in state \( u \), will not depend upon the relative speeds of the elements. That is, we interpret the rather loose concept of ultimate behavior as meaning a specification of which terminal set is attained by an allowed sequence. Thus if all allowed sequences starting with \( u \) have the same terminal set we mean that the circuit will always arrive, ultimately, at a unique static or dynamic condition.

**Theorem 9:** A circuit is speed-independent with respect to \( u \) if and only if \( U \), the set of \( u \), is followed by just one final set and no pseudo-final sets.
Proof: Assume that \( U \not\subseteq M \), where \( M \) is final, and that \( U \) is followed by no other final set and no pseudo-final sets. Then any allowed sequence \( u, a(1), a(2), \ldots \) must have \( M \) as its terminal set, for if the terminal set \( T \) of the sequence is not equal to \( M \) then \( U \not\subseteq T \) in contradiction of the hypothesis.

Assume that the circuit is speed-independent with respect to \( u \). Now if \( U \not\subseteq T \), where \( T \) is either final or pseudo-final but not equal to \( M \), we may construct an allowed sequence whose initial state is \( u \) and whose terminal set is \( T \) by Theorem 7. Since by hypothesis this sequence contains a state \( m \) of \( M \), we have \( M \not\subseteq T \) which contradicts the assumption that \( M \) is final.

When we face the involved problem of circuit design it becomes apparent that (5.1) is not a convenient definition for speed-independence from the point of view of applications. It is usually difficult to determine whether or not a given circuit is speed-independent since the number of states, sets, and allowed sequences starting with an initial state \( u \) may be very great. Therefore, in the following paragraphs we shall discuss other conditions which do not have this disadvantage yet imply speed independence.

One such condition which has been used by other authors is:

A circuit is totally sequential with respect to an initial state \( u \) if and only if there is only one allowed sequence starting with \( u \). (5.2)

This condition does imply speed-independence since \( U \), the set of \( u \), is followed by some final set \( M \). Hence, by Theorem 7, the single allowed sequence starting with \( u \) must have terminal set \( M \).

If we assume that \( u, a(1), a(2), \ldots \) is the only allowed sequence starting with \( u \), then we must have \( u \not\subseteq a(1), \ldots, a(j) \not\subseteq a(j + 1), \ldots \), but there can be no other state \( b(j + 1) \) such that \( a(j) \not\subseteq b(j + 1) \). Thus \( a(j + 1) = a'(j) \), and by (3.1) we see that there is at most one signal \( a_s(j) \) of \( a(j) \) for which \( a_s(j) \neq a'(j) \). For this signal we must have either \( a_s(j) = a'_s(j) + 1 \) or \( a_s(j) = a'_s(j) - 1 \). Thus, only one signal tends to change at a time in a totally sequential circuit, so that no circuits can be totally sequential and have parallel changes occur in them. Many modern computers use just such parallel changes to achieve their extraordinary speeds. Therefore we seek some other condition to impose on our circuits which is less restrictive than that they be totally sequential.

A circuit is semimodular with respect to an initial state \( u \) if and only if for all states \( b \) and \( c \) such that \( u \not\subseteq b \) and \( b \not\subseteq c \) the relation \( c \not\subseteq b' \) also holds. (5.3)

The name “semimodular” was given to this condition because of its connection with a semimodular lattice, which will be discussed later. An immediate consequence of (5.3) is the property that for any three states \( a, b, \) and \( c \) such that \( u \not\subseteq a, a \not\subseteq b, \) and \( a \not\subseteq c \) there must be a fourth state \( d \) such that \( b \not\subseteq d \) and \( c \not\subseteq d \). We see that \( d = a' \) has these properties.
A more useful state $d$ of this type is defined as follows:

If a circuit is semimodular with respect to $u$ and $u \nleq a, a \preceq b$, and $a \prec c$, then the state $d = M[a,b,c]$ is defined componentwise by

$$d_i = \max (b_i, c_i) \quad \text{if} \quad a_i \leq a'_i;$$

and

$$d_i = \min (b_i, c_i) \quad \text{if} \quad a_i \geq a'_i.$$  \hspace{1cm} (5.4a)

This definition is not inconsistent in case $a_i = a'_i$, since then $d_i = b_i = c_i$.

**Theorem 10:** In (5.4a,b), $a \preceq d, b \preceq d,$ and $c \preceq d$.

**Proof:** Since $b_i$ and $c_i$ both satisfy the conditions of (3.1), we see that $d_i$ must also and hence $a \preceq d$. Now, if $a_i \leq b_i < a'_i$, we have $b_i \leq d_i \leq a'_i \leq b'_i$ by (5.3) and (3.1). Similarly, if $a_i \geq b_i > a'_i$, we have $b_i \geq d_i \geq a'_i \geq b'_i$. However, if $b_i = a'_i$, then we have $b_i = d_i$. Hence in any case we satisfy (3.1), giving $b \preceq d$. Similarly, $c \preceq d$.

**Theorem 11:** In a circuit semimodular with respect to $u$, let $u \nleq a(0)$ and let $a(0), a(1), \ldots, a(k)$ be a partial allowed sequence. If $a(0) \nleq b(0)$, then we may define a sequence $b(0), b(1), \ldots, b(k)$ where $b(j) = M[a(j-1); a(j), b(j-1)]$ when $j = 1, 2, \ldots, k$.

**Proof:** Since $a(0), a(0) \preceq a(1),$ and $a(0) \nleq b(0)$, we may form $b(1)$ and by Theorem 10 we have $a(1) \preceq b(1)$. Assume that $b(j)$ may be defined as in Theorem 11 and that $a(j) \preceq b(j)$. Then, since $u \nleq a(j)$ by (3.8b) and $a(j) \preceq a(j+1)$, we may define $b(j+1)$ and by Theorem 10 we have $a(j+1) \preceq b(j+1)$. Hence by induction we may define $b(j)$ for $j = 1, 2, \ldots, k$.

**Theorem 12:** A circuit which is semimodular with respect to $u$ is speed-independent with respect to $u$.

**Proof:** We shall make use of Theorem 9 and show that $U$, the set of $u$, is followed by just one final and no pseudo-final sets.

To show that $U$ is followed by just one final set let us assume that there are two distinct final sets $M$ and $M^*$ such that $U \nleq M$ and $U \nleq M^*$. By (3.7) and Theorem 3 we form a partial allowed sequence $u, a(1), a(2), \ldots, a(k), m$, where $m$ is a state in $M$. Let $m^*$ be some state in $M^*$. Now $u \nleq m^*$ by Theorem 3 but $m \nleq m^*$ (since $m$ is not final), since $M$ is a final set. Let $a(j+1)$ be the first state in the sequence for which $a(j+1) \nleq m^*$. (Take $a(0) = u$ and $a(k+1) = m$ for notational convenience.) Thus $a(j) \nleq m^*$. Construct a partial allowed sequence $a(j), b(1), b(2), \ldots, b(h), m^*$. (Again let $b(0) = a(j)$ and $b(h+1) = m^*$ for notational convenience.) By Theorem 11 we may define $c(1) = M[a(j); a(j+1), b(1)]$ and $c(p) = M[b(p-1); b(p), c(p-1)]$ for $p = 2, 3, \ldots, h+1$. Also, by Theorem 10 we have $a(j+1) \preceq c(1) \preceq c(2) \preceq \cdots \preceq c(h+1)$. Now we obtain $a(j+1) \nleq c(h+1)$ by (3.8b). Also $c(h+1) \nleq m^*$ since $a(j+1) \nleq m^*$ and, by Theorem 10, $m^* = b(h+1)$ and $b(h+1) \nleq c(h+1)$. Thus $M^*$ cannot be final, in contradiction of our hypothesis.

Next assume that $U$ is followed by a pseudo-final set $T$ composed of states $t(0), t(1), \ldots, t(k)$. Since $T$ is not final there must be some set $D \neq T$ such that $T \nleq D$. Construct a

214
A THEORY OF ASYNCHRONOUS CIRCUITS

partial allowed sequence \( t(0), \ldots, d \), where \( d \) is a state in \( D \). Let \( q(0) \) be the first state in this sequence which is not in \( T \). Thus, we have \( t(j) \not\in q(0) \) for some state \( t(j) \) in \( T \) which directly precedes \( q \) in the sequence. We lose no generality by making \( j = 0 \), since the numbering of the states in \( T \) is arbitrary. Thus we take \( t(0) \not\in q(0) \).

Construct a partial allowed sequence \( t(0), \ldots, t(1), \ldots, t(k), \ldots, t(0) \) in the manner of the proof of Theorem 7, so that all states in \( T \) appear in the sequence. States in this partial allowed sequence may be renamed \( p(0), p(1), p(2), \ldots, p(r), p(0) \), where \( p(0) = t(0) \) and all the other \( k \) states have been renamed as one or more of the states \( p(j) \). Since \( u \not\in p(0) \) by Theorem 3, we may define \( q(j) = M[p(j - 1); p(j), q(j - 1)] \) for \( j = 1, 2, \ldots, r \) and \( q(r + 1) = M[p(r); p(0), q(r)] \) by use of Theorem 11. By Theorem 10 we have \( q(0) \not\in q(1) \not\in \ldots \not\in q(r + 1) \). By (3.8b) we have \( q(0) \not\in q(r + 1) \). Now \( q(r + 1) \) cannot lie in \( T \), for if so we would have \( p(0) \not\in q(0) \not\in q(r + 1) \) and \( q(0) \) would also lie in \( T \). Thus \( p(0) = q(r + 1) \), so that \( p(0) \) and \( q(r + 1) \) must differ in at least one signal, say \( p_{(r)}(0) = q_{(r)}(0) \).

We assume now that \( p_{(r)}(0) < q_{(r)}(0) \). Then it follows that \( p_{(r)}(0) < q_{(r)}(0) \leq q_{(r)}(0) \) for all \( j = 0, 1, \ldots, r \). For assume that it is true for \( j = 0, 1, \ldots, s \). Then, since \( p(s) \not\in q(s) \) and \( p_{(s)}(0) < q_{(s)}(0) \leq q_{(s)}(0) \), we have \( q_{(s)}(0) = \max [p_{(s)}(0), q_{(s)}(0)] \). But \( q_{(s)}(0) \not\in p_{(s)}(0) \) and \( p_{(s)}(0) \not\in q_{(s)}(0) \) so \( p_{(s)}(0) < q_{(s)}(0) \leq q_{(s)}(0) \). Since \( p_{(r)}(0) < p_{(r)}(0) \) for all \( j = 0, 1, \ldots, r \), we have \( p_{(r)}(0) \leq p_{(r)}(0) \leq \cdots \leq p_{(r)}(0) \leq p_{(r)}(0) \). Hence \( p_{(r)}(0) = p_{(r)}(0) \) for all \( j = 0, 1, \ldots, r \), so that \( t_{(r)}(0) = t_{(r)}(0) < t_{(r)}(0) \) for all \( j = 0, 1, \ldots, k \). This contradicts the assumption (3.16) that \( T \) is pseudo-final.

If, on the other hand, we assume that \( p_{(r)}(0) > q_{(r)}(0) \), we may make a similar argument with the sense of the inequalities reversed and giving \( t_{(r)}(0) = t_{(r)}(0) > t_{(r)}(0) \) for all \( j = 0, 1, \ldots, k \). This also contradicts assumption (3.16).

The condition (5.3) for semimodularity is a convenient one to use, since it is defined with respect to individual transitions which may occur between states and does not refer to allowed sequences and the system of states as a whole. These transitions may be examined individually to see if they satisfy \( b \not\in a' \) whenever \( a \not\in b \), but no such method seems possible if (5.1) is used. It is true that (5.3) is more restrictive than (5.1) but, in practice, no useful circuits have been found which satisfy the weaker and not the stronger condition. Parallel changes, for example, may occur under (5.3), and common computer circuits such as counters, parallel adders, and shifting registers have been designed subject to it. Although circuit design techniques will be discussed in a future paper, we should note that all these techniques require at least the assumption of semimodularity.

6. Length of an \( \not\in \)-Sequence

Partial allowed sequences in circuits which are semimodular with respect to an initial state \( u \) (such a circuit will be abbreviated as \( [u] \)) exhibit important length properties. In
order to study these properties, however, it is convenient to treat a somewhat more general sequence, called an \( S \)-sequence.

An \( S \)-sequence \( a(1), a(2), \ldots, a(k) \) is any finite sequence of states in which \( a(i) \neq a(i + 1) \) for all \( i = 1, 2, \ldots, k - 1 \). (6.1)

We note that this definition is more general than the definition of a partial allowed sequence (3.2), since the restriction \( a(i) \neq a(i + 1) \) has been removed. Therefore, any partial allowed sequence is an \( S \)-sequence. Also, for any \( S \)-sequence we can find a corresponding partial allowed sequence if subsequences consisting of equal states are replaced by single states.

In an \( S \)-sequence \( a(1), a(2), \ldots, a(k) \) we say that a consecutive pair of states \( a(i), a(i + 1) \) is redundant if and only if \( a(i) = a(i + 1) \). (6.2)

Thus, a partial allowed sequence is an \( S \)-sequence having no redundant pairs.

Given any \( S \)-sequence \( a(1), a(2), \ldots, a(k) \), we define an \( n \)-dimensional "length" vector \( L[a(1), a(2), \ldots, a(k)] \) recursively by:

\[
L[a(1)] = (0, 0, \ldots, 0); \quad (6.3a)
\]

\[
L[a(i), a(i + 1)] = (l_1, l_2, \ldots, l_n), \quad \text{where} \quad l_i = |a_i(i + 1) - a_i(i)|; \quad (6.3b)
\]

\[
L[a(1), a(2), \ldots, a(i + 1)] = L[a(1), a(2), \ldots, a(i)] + L[a(i), a(i + 1)]. \quad (6.3c)
\]

Componentwise vector addition is assumed in (6.3c). One may interpret the \( i \)th component of \( L[a(1), a(2), \ldots, a(k)] \) as the sum of the magnitudes of the changes that have occurred in the \( i \)th signal while passing through the \( S \)-sequence \( a(1), a(2), \ldots, a(k) \).

In the succeeding discussion the following vector operations will be needed:

\[
L[a(1), a(2), \ldots, a(k)] \leq L[b(1), b(2), \ldots, b(t)] \quad \text{means that each component of} \quad L[a(1), a(2), \ldots, a(k)] \quad \text{is less than or equal to the corresponding component of} \quad L[b(1), b(2), \ldots, b(t)]. \quad (6.4)
\]

\[
L[a(1), a(2), \ldots, a(k)] \vee L[b(1), b(2), \ldots, b(t)] \quad \text{is a vector whose components are the pairwise maxima of the corresponding components of} \quad L[a(1), a(2), \ldots, a(k)] \quad \text{and} \quad L[b(1), b(2), \ldots, b(t)]. \quad (6.5)
\]

\[
L[a(1), a(2), \ldots, a(k)] \wedge L[b(1), b(2), \ldots, b(t)] \quad \text{is a vector whose components are the pairwise minima of the corresponding components of} \quad L[a(1), a(2), \ldots, a(k)] \quad \text{and} \quad L[b(1), b(2), \ldots, b(t)]. \quad (6.6)
\]

Several properties of such vectors may be readily verified. They are:

\[
L[a(1), a(2), \ldots, a(j), \ldots, a(k)] = L[a(1), a(2), \ldots, a(j)] + L[a(j), a(j + 1), \ldots, a(k)]; \quad (6.7)
\]

\[
L[a(1), a(2), \ldots, a(j)] \leq L[a(1), a(2), \ldots, a(k)] \quad \text{whenever} \quad j \leq k; \quad (6.8)
\]

\[
L[a(1), a(2), \ldots, a(k)] = 0 \quad \text{if and only if} \quad a(j) = a(1) \quad \text{for all} \quad j = 1, 2, \ldots, k. \quad (6.9)
\]
A THEORY OF ASYNCHRONOUS CIRCUITS

As a consequence of (6.7) and (6.0) the length of an $\mathcal{R}$-sequence is unchanged if it is contracted to form a partial allowed sequence as described in the first part of this section.

Some properties of the state $M[a;b,c]$ were developed in the discussion following (5.2). Further properties concerned with length vectors may now be described.

**Theorem 13:** In an $\mathcal{S}$-circuit let $u \not\in \mathcal{S}$, $a \in \mathcal{R}$, and $c \in \mathcal{R}$. If we write $d = M[a;b,c]$, then $L[a,d] = L[a,b,d] = L[a,c,d] = L[a,b] \lor L[a,c]$.

**Proof:** By Theorem 10, $a \in \mathcal{R}$, $b \in \mathcal{R}$, and $c \in \mathcal{R}$, so that expressions for $L[a,d]$, $L[a,b,d]$, and $L[a,c,d]$ may be written. Now by the definition of $M[a;b,c]$ given in (5.4a,b), if $a_i \leq a_i'$ we have either $a_i \leq b_i \leq c_i = d_i$ or $a_i \leq c_i \leq b_i = d_i$ or both. In either case

$$|d_i - a_i| = |d_i - b_i| + |b_i - a_i| = |d_i - c_i| + |c_i - a_i| = \max(|b_i - a_i|, |c_i - a_i|).$$

Similarly, if $a_i \geq a_i'$ we have either $a_i \geq b_i \geq c_i = d_i$ or $a_i \geq c_i \geq b_i = d_i$ or both, and (6.10) still holds.

Since any $\mathcal{R}$-sequence can be contracted to a partial allowed sequence, we note that if $u \not\in \mathcal{S}$ and if $a(1), a(2), \ldots, a(k)$ is an $\mathcal{R}$-sequence then $u \not\in \mathcal{S}$ for all $i = 1, 2, \ldots, k$.

We may therefore extend Theorem 11 to yield:

Let $u \not\in \mathcal{S}$ in an $\mathcal{S}$-circuit and let $a(1), a(1,2), \ldots, a(1,j)$ and $a(1), a(2,1), \ldots, a(i,1)$ be two $\mathcal{R}$-sequences. We may then define $a(r,s) = M[a(r - 1, s)]$, (6.11) recursively for $r = 2, 3, \ldots, i$ and $s = 2, 3, \ldots, j$.

The results given in Theorem 13 and (6.11) may now be used to generalize Theorem 13 to:

**Theorem 14:** Under the assumptions of (6.11),

$$L[a(l,1), a(l,2), \ldots, a(l,j), a(2, j), \ldots, a(i,j)]$$

$$= L[a(l,1), a(2,1), \ldots, a(i,1), a(i,2), \ldots, a(i,j)]$$

$$= L[a(l,1), a(l,2), \ldots, a(l,j)] \lor L[a(l,1), a(2,1), \ldots, a(i,1)].$$

**Proof:** The theorem holds trivially when either $i = 1$ or $j = 1$. Let us assume that it holds if indices $(i,j)$ are replaced by $(i - 1, j - 1)$, $(i - 1, j)$, or $(i, j - 1)$ and prove the result by induction. By Theorem 13 we have:

$$L[a(i - 1, j - 1), a(i, j - 1), a(i,j)]$$

$$= L[a(i - 1, j - 1), a(i - 1, j), a(i,j)]$$

$$= L[a(i - 1, j - 1), a(i, j - 1)] \lor L[a(i - 1, j - 1), a(i, j)].$$

We have assumed that

$$L[a(l,1), a(l,2), \ldots, a(l, j - 1), a(2, j - 1), \ldots, a(i - 1, j - 1)]$$

$$= L[a(l,1), a(2,1), \ldots, a(l,1), a(l,2), \ldots, a(i - 1, j - 1)].$$

217

Supplied by The British Library - "The world's knowledge"
Use is now made of the following property of numerical vectors:

If \( w, x, y, \) and \( z \) are numerical vectors and \( x \lor y = z \), then \( (x + w) \lor (y + w) = z + w \). (6.14)

Using properties (6.14) and (6.7) we suitably add terms of (6.13) to (6.12) and obtain:

\[
L[a(1, 1), a(1, 2), \ldots, a(i, j - 1), a(i, j)] + L[a(i, j - 1), a(i, j)]
\]
\[
= L[a(1, 1), a(1, 2), \ldots, a(i, j - 1), a(i - 1, j)]
\]
\[
+ L[a(i - 1, j), a(i, j)]
\]
\[
= L[a(1, 1), a(1, 2), \ldots, a(i, j - 1), a(i - 1, j), a(i - 1, 2), \ldots, a(i - 1, j)]
\]
\[
\lor L[a(1, 1), a(2, 1), \ldots, a(i - 1, 1), a(i - 1, 2), \ldots, a(i - 1, j)].
\]

But by the induction hypothesis on \((i, j - 1)\) we have

\[
L[a(1, 1), a(1, 2), \ldots, a(i, j - 1), a(i, j)]
\]
\[
= L[a(1, 1), a(1, 2), \ldots, a(i, j - 1), a(i, j - 1)]
\]
\[
\lor L[a(1, 1), a(2, 1), \ldots, a(i, j - 1)]
\]
\[
= L[a(1, 1), a(1, 2), \ldots, a(i, j - 1), a(i - 1, 1), a(i - 1, 2), \ldots, a(i - 1, j)].
\]

(6.15)

and on \((i - 1, j)\),

\[
L[a(1, 1), a(1, 2), \ldots, a(i - 1, j), a(i - 1, j)]
\]
\[
= L[a(1, 1), a(1, 2), \ldots, a(i - 1, 1), a(i - 1, 2), \ldots, a(i - 1, j)]
\]
\[
\lor L[a(1, 1), a(2, 1), \ldots, a(i - 1, j)]
\]
\[
= L[a(1, 1), a(1, 2), \ldots, a(i - 1, j), a(i - 1, 1), a(i - 1, 2), \ldots, a(i - 1, j)].
\]

Substituting (6.16) and (6.17) in (6.15) we obtain:

\[
L[a(1, 1), a(1, 2), \ldots, a(i, j - 1)] + L[a(i, j - 1), a(i, j)]
\]
\[
= L[a(1, 1), a(1, 2), \ldots, a(i, j - 1), a(i, j - 1)] + L[a(i - 1, j), a(i, j)]
\]
\[
= L[a(1, 1), a(1, 2), \ldots, a(i, j - 1)] \lor L[a(1, 1), a(2, 1), \ldots, a(i, j)]
\]
\[
\lor L[a(1, 1), a(1, 2), \ldots, a(i, j - 1)] \lor L[a(1, 1), a(2, 1), \ldots, a(i - 1, j)].
\]

(6.18)

In this expression we make use of a further property of numerical vectors.

If \( x \) and \( y \) are numerical vectors and if \( x \leq y \), then \( x \lor y = y \). (6.19)

The first and fourth terms in the last expression of (6.18) are respectively less than the third and second terms, so that (6.18) may be reduced to the equations of Theorem 14 by use of (6.7) and (6.8). Thus, by induction, Theorem 14 holds for all \( i \) and \( j \), and the theorem is proved.

7. Cumulative States

The result contained in Theorem 14 may be used to simplify the theory of semimodular circuits and express it in a new form which permits many of the properties of such circuits

218
A THEORY OF ASYNCHRONOUS CIRCUITS

to be easily demonstrated. This reformulation involves introducing the notion of a cumulative state (to be abbreviated C-state), which not only determines the state of the circuit but also the important features of the partial allowed sequence through which the circuit passed in reaching this state.

A cumulative state (or C-state) \( a \) of a partial allowed sequence \( u, a(1), a(2), \ldots, a(k), a \) in an \( sm[u] \) circuit is defined as \( L[u, a(1), a(2), \ldots, a(k), a] \).

A C-state, thus, is an \( n \)-dimensional vector having nonnegative integral components, since it is equal to the length of a partial allowed sequence. Although a partial allowed sequence whose length is \( a \) must exist in order to define the C-state \( a \), we note that more than one such sequence may exist, as was demonstrated in Theorem 13. The state \( u \) in (7.1) is called the initial state and \( a \) the terminal state corresponding to \( a \) and its partial allowed sequence.

**Theorem 15:** In an \( sm[u] \) circuit if \( a \) is a C-state having initial state \( u \), then the terminal state of \( a \) is uniquely determined independently of which partial allowed sequence is used to define \( a \).

**Proof:** This result is proved trivially in the binary case, because the components of \( a \) are simply the numbers of changes which have occurred in the signals while passing from \( u \) to the terminal state. Thus the respective signals of this terminal state will either agree or disagree with those of \( u \), depending upon whether an even or an odd number of changes have occurred and consequently upon whether the corresponding components of \( a \) are even or odd.

In the general case we must use Theorem 14 to prove uniqueness. Let us assume two partial allowed sequences correspond to \( a \) so that

\[
a = L[u, a(1), a(2), \ldots, a(1,j)]
\]

\[
= L[u, a(2), a(3), \ldots, a(i,1)].
\]

Then by Theorem 14 we may form \( S \)-sequences such that

\[
L[u, a(1), a(2), a(1,3), \ldots, a(1,j), a(2,j), \ldots, a(i,j)]
\]

\[
= L[u, a(1,2), a(1,3), \ldots, a(1,j)] \lor L[u, a(2,1), a(3,1), \ldots, a(i,1)] = a \lor a = a.
\]

Thus we have

\[
a + L[a(1,j), a(2,j), \ldots, a(i,j)] = a;
\]

hence

\[
L[a(1,j), a(2,j), \ldots, a(i,j)] = 0
\]

by (6.7), and (6.9) yields \( a(1,j) = a(i,j) \). A similar argument gives us \( a(j,1) = a(i,j) \), and the two terminal states are identical.
Since the terminal state is determined by the C-state (and the initial state u) we shall use the notation t(u) to represent the terminal state corresponding to a or, when convenient, use the same letter designation (in this case a = t(u)) for it.

Of particular interest are the relations between the C-states which have a particular state a as their initial state. The set of such C-states (which may be infinite) will be called C[u]. Such a set of C-states will be shown to form a semimodular lattice under a suitable ordering. It is for this reason that we have used the term semimodular in the description of circuits.

The set C[u] will be used to display the properties of semimodular circuits more easily and completely than is possible merely using the notion of allowed sequences.

We begin by defining the $\mathcal{F}$ relation with respect to C-states:

If a and b are in C[u], with terminal states a and b respectively, we define $a \mathcal{F} b$ to mean that there exists a partial allowed sequence $a, a(1), a(2), \ldots, a(k), b$ such that $L[a, a(1), a(2), \ldots, a(k), b] + a = b$. (7.2)

Using this definition and (7.1) we may restate Theorem 14 as follows.

If a and b are in C[u], then $c = a \lor b$ is in C[u], and $a \mathcal{F} c$ and $b \mathcal{F} c$. (7.3)

This theorem in the form given above is now used to show that C[u] is a lattice under the $\mathcal{F}$ relation.

**Theorem 16**: Given a and b in C[u], then $a \mathcal{F} b$ if and only if $a \leq b$.

**Proof**: Assume $a \mathcal{F} b$ so that by (7.2) there is a partial allowed sequence $a, a(1), a(2), \ldots, a(k), b$ such that $L[a, a(1), a(2), \ldots, a(k), b] + a = b$. Since the length vector has nonnegative components we have $a \leq b$.

Assume $a \leq b$. Then $a \lor b = b$ and, by (7.3), $a \mathcal{F} a \lor b = b$, and the theorem is proved.

We see from Theorem 16 that the elements of C[u] are partially ordered under the relation, since it is equivalent to the $\leq$ relation of numerical vectors, which defines a partial ordering.

By combining (7.3) and Theorem 16 we may extend Theorem 14 further, to another form. This form of Theorem 14, given in Theorem 17, provides a simpler and more natural way of stating this basic concept.

**Theorem 17**: If a and b are in C[u], then $a \lor b$ is in C[u] and is their least upper bound under the $\mathcal{F}$ relation.

**Proof**: That $a \lor b$ is an upper bound in C[u] follows from (7.3). It is also a least upper bound since it is a numerical least upper bound, and by Theorem 16 this is equivalent to its being a least upper bound under the $\mathcal{F}$ relation. Hence, we shall use the notation $a \lor b$ (the least upper bound of a and b) interchangeably with $a \mathcal{F} b$. 220
A THEORY OF ASYNCHRONOUS CIRCUITS

Theorem 18: If \( a \) and \( b \) are in \( C[u] \), then their greatest lower bound (written \( a \land b \)) in \( C[u] \) exists.

Proof: The set of all \( C \)-states \( m \) such that \( m \not\subseteq a \) and \( m \not\subseteq b \) is finite since all such \( m \) must have nonnegative integral components which are all less than or equal to the corresponding components of \( a \). Let us designate these \( C \)-states as \( m(1), m(2), \ldots, m(j) \). This set is nonempty since we may form a \( C \)-state \( 0 \), whose components are all zero, from the partial allowed sequence consisting only of the initial state \( u \). By Theorem 16 \( 0 \subseteq x \) for all \( x \) in \( C[u] \) and, therefore, is a lower bound of \( a \) and \( b \). Now form \( m(1) \cup m(2) \cup \ldots \cup m(j) = c \). By Theorem 17 we have \( c \not\subseteq a \) and \( c \not\subseteq b \), and yet \( m(i) \subseteq c \) for all \( m(i) \). Hence \( c = a \land b \).

Combining the results, Theorems 16, 17, and 18, and the discussion of \( 0 \) in the foregoing proof we have:

Theorem 19: \( C[u] \) is a lattice with a zero under the partial ordering relation \( \subseteq \).

It should be observed at this point that \( a \land b \), while the greatest lower bound of \( a \) and \( b \) in \( C[u] \) is not necessarily the numerical intersection \( a \cap b \). This latter vector may not be a \( C \)-state in \( C[u] \), although, if it is, the two intersections are equal by Theorem 16.

We now wish to show that the lattice of Theorem 19 is a semimodular lattice. This is done most easily by introducing an \( \triangleright \) relation among the \( C \)-states in \( C[u] \):

\[ a \triangleright b \text{ means } a \not\subseteq b \text{ and } b = L[a,b] + a. \] (7.4)

Here it is understood that \( a = t(a) \) and \( b = t(b) \). By (7.1), we note that if \( a \) is in \( C[u] \) and \( a \triangleright b \) we may always form \( b \) in \( C[u] \) so that \( a \triangleright b \). Thus we may go on to define

\[ a' = L[a,a'] + a, \] (7.5)

for any \( a \) in \( C[u] \), since \( a \triangleright a' \) by (3.1). By (7.4) we see that \( a \triangleright a' \) for all \( a \). Using these definitions we may parallel some of the results in Secs. 3 and 5, with the \( C \)-states in \( C[u] \) replacing the states of \( S \). The following theorem is analogous to (3.1):

Theorem 20: \( a \triangleright b \) if and only if \( a \leq b \leq a' \). (Note that by Theorem 16 this condition is equivalent to \( a \triangleright b \triangleright a' \).)

Proof: If \( a \triangleright b \) we have \( a \triangleright b \), so that for each signal we have either \( a_i \leq b_i \leq a_i' \) or \( a_i \geq b_i \geq a_i' \) and in either case \( |b_i - a_i| \leq |a_i' - a_i| \); but since \( a \triangleright b \) and \( a \triangleright a' \) this implies \( |b_i - a_i| = b_i - a_i \) and \( |a_i - a_i'| = a_i - a_i' \), where \( a_n, b_n, \) and \( a_i' \) are the \( i \)-th components of \( a, b, \) and \( a' \). Thus \( b \leq a' \) and, since \( b_i - a_i| \geq 0 \), we have \( a \leq b \).

Assume next that \( a \leq b \leq a' \). Construct a state \( b^* \) as follows: Let \( b_i^* = a_i + (b_i - a_i) \) if \( a_i \leq a_i' \) and let \( b_i^* = a_i - (b_i - a_i) \) if \( a_i > a_i' \). Then, since \( |a_i' - a_i| = a_i' - a_i \), we have \( a_i \leq b_i^* \leq a_i' \) if \( a_i \leq a_i' \), and \( a_i \geq b_i^* \geq a_i' \) if \( a_i > a_i' \). Hence \( a \triangleright b^* \). But \( b^* = b \) since \( L[a,b^*] = b - a \), and (7.4) is therefore satisfied.

221
Theorem 21: If $a \leq b$ then $b \leq a'$.

Proof: This result is analogous to (5.3). From (5.3) we have $b \leq a'$. We need only show that $L[b,a'] + b = a'$. Since $|a' - b| + |b - a| = |a' - a|$ by (3.1), we have

$$L[a,b] + L[b,a'] = L[a,a']$$

and

$$L[b,a'] = L[a,a'] - L[a,b] = (a' - a) - (b - a) = a' - b.$$

Theorem 22: If $a \leq c$ and $a \leq b \leq c$, then $a \leq b \leq c$.

Proof: By Theorem 20, $c \leq a'$, so $a \leq b \leq a'$ and hence $a \leq b$. Also, by Theorem 21, $b \leq a'$, so $a' \leq b'$ and hence $b \leq c \leq a' \leq b'$ and $b \leq c$.

Theorem 23: If $a \leq b$ and $a \leq c$ then $a \leq b \cup c$.

Proof: Since $a \leq b \leq a'$ and $a \leq c \leq a'$, we have $a \leq b \cup c \leq a'$; hence $a \leq (b \cup c)$ by Theorem 20.

Theorem 24: If $a \leq b$ and $a \leq c$, then $b \leq c = b \wedge c$.

Proof: While Theorems 21, 22, and 23 are analogous to properties of the states of $S$ which were given in Secs. 3 and 5, the result, Theorem 24, is not. Since $a \leq b$ and $a \leq c$ we may define a state $d$ as follows:

$$d_i = \min [b_i, c_i], \quad a_i \leq a'_i;$$

$$d_i = \max [b_i, c_i], \quad a_i \geq a'_i.$$ 

Since $b_i$ and $c_i$ both satisfy the conditions of (3.1), we see that $d_i$ does too and $a \leq d$. Also $|d_i - a_i| = \min [|b_i - a_i|, |c_i - a_i|]$, so $L[a,d] = L[a,b] \wedge L[a,c]$ and, if we let $d = a + L[a,d]$, then, by (6.14), $d = b \wedge c$. Thus $b \wedge c$ is in $O[u]$, and since it is a numerical greatest lower bound we see that $b \wedge c = b \wedge c$.

It is now possible to prove:

Theorem 25: The lattice $O[u]$ is semimodular.

Proof: A lattice is said to be semimodular if the following condition is satisfied:

If $x$, $y$, and $a$ are three elements such that $x$ and $y$ cover $a$ and $x \neq y$, then $x \cup y$ covers $x$ and $y$.

In the present lattice $O[u]$ we express the "covers" relation as follows:

If $r$ and $s$ are in $O[u]$, then $s$ covers $r$ if and only if $r \not\subseteq s$, and $r \subseteq t \not\subseteq s$ implies either $r = t$ or $t = s$.

We now seek to prove (7.6). First we show that $x$ covers $a$ implies $a \leq x$. Since $a \not\subseteq x$, $x$ covers $a$ implies $a \leq x$ just as in Section 5.
A THEORY OF ASYNCHRONOUS CIRCUITS

there is a partial allowed sequence from \( a \) to \( x \) such that \( L[a, a(1), \ldots, a(k), x] = x - a \). But this implies that \( a(1) = a + L[a, a(1)] \) is such that \( a R a(1) \not\subseteq x \), and by (7.7) this means that \( a(1) = x \), so that the partial allowed sequence contains only two members, \( a \) and \( x \). Hence \( a R x \). Similarly \( a R y \), and, by Theorem 23, \( a R x \cup y \).

Secondly, we show that \( x \cup y \) covers \( x \). Let \( b \) be any \( C \)-state such that \( x F b F x \cup y \).

Now, by Theorem 22 we have \( a R b \) and by Theorem 24, \( y \cap b = y \wedge b \). Using the distributive properties of numerical vectors,

\[
x \vee (y \wedge b) = (x \vee y) \wedge (x \vee b) = (x \vee y) \wedge b = b.
\]

Since \( a \not\subseteq b \wedge b \subseteq y \), by (7.7), either \( y \wedge b = a \) or \( y \wedge b = y \), so in the former case \( x = x \vee a = x \vee (y \wedge b) = b \), and in the latter, \( x \vee y = x \vee (y \wedge b) = b \). Hence \( x \vee y \) covers \( x \) by (7.7), and similarly \( x \vee y \) covers \( y \).

An alternative proof of Theorem 25 may be obtained if a closer investigation is made into the nature of the "covers" relation.

**Theorem 26:** \( b \) covers \( a \) if and only if there is one component index \( i \) such that \( b_i = a_i + 1 \) and \( b_j = a_j \) whenever \( j \neq i \).

**Proof:** If \( b_i = a_i + 1 \) and \( b_j = a_j \) whenever \( j \neq i \), then \( a F b \) by Theorem 16 and, since the \( C \)-states must have integral components, (7.7) is satisfied so that \( b \) covers \( a \).

If, on the other hand, \( b \) covers \( a \), then, by the proof of Theorem 19, \( a R b \) and \( a R b \).

Since \( a \not\subseteq b \) there must be some signal index \( i \) such that \( a_i < b_i \). Thus \( b_i - a_i = |b_i - a_i| > 0 \), and either \( a_i < b_i \leq a'_i \) or \( a_i > b'_i \geq a'_i \). Define a state \( b^* \) in \( S \) by letting \( b^*_j = a_j \) for \( j \neq i \) and \( b^*_i = a_i + 1 \) if \( a_i < a'_i \) but \( b^*_i = a_i - 1 \) if \( a_i > a'_i \). To show that \( b^* \) is in \( S \) we note that \( b^*_i \) is in \( S_i \), since \( a_i \) is in \( S_i \), and \( b^*_i \) is in \( S_i \), since either \( a_i < b^*_i \leq a'_i \) or \( a_i > b^*_i \geq a'_i \) and both \( a_i \) and \( a'_i \) are in \( S_i \). Thus we may write \( a R b^* \), and, if we let \( b^* = a + L[a,b^*] \), then \( a R b^* \). But \( b^* \leq b \), so \( a F b^* F b \), and since \( a \not\subseteq b \) we must have \( b^* = b \) by (7.7). However, \( b^* \) has the properties required of \( b \) in Theorem 26.

The proof of Theorem 26 is unique in that it requires the construction of a state \( b^* \) in \( S \), and thus makes use of the assumption (2.2) that \( S \) is the set of all \( n \)-tuples of signals taken from the sets \( S_i \). It is true that constructions have been used before; specifically they have been used in (5.4) and Theorem 24. In these two constructions somewhat weaker assumptions were involved, as we shall see.

In the original choice of signals (2.1) and functions (2.3) the assumption (2.2) amounts to assuming that these signals are independent of each other, so that not only do they describe the state of the circuit, but this description is not redundant. This puts the burden on the circuit designer to make certain that the signals he uses to describe the circuit are independent in the sense that he is not using two or more signals to measure some quantity which could be measured by one signal. If two signals were not independent in this sense,
the effect would be to make the value of one signal uniquely dependent upon the value of
the other, and the states of \( S \) would be correspondingly limited. Now in the constructions
of (5.4) and Theorem 24 such dependence between signals is not violated, while in Theorem
26 it is. Thus the assumption of independence of the signals has not been used except in
the proof of Theorem 26.

A further assumption is also involved in Theorem 26 which is not used elsewhere; it is
that all the signal levels \( z_t \) in the sets \( S_t \) may actually occur. This means that the designer
must be sure that the \( k_t \) signal levels in each set \( S_t \) are realizable in the actual circuit. In
(5.4) and Theorem 24 only signal levels in existing states are used in the construction of
new states, while in Theorem 26 a new signal level may be introduced.

Thus we see that new assumptions which were not used in the proofs of previous results
occur in the proof of Theorem 26. It is for this reason that the proof of Theorem 25 was
made independently of Theorem 26. A simpler proof that \( C[u] \) is semi-modular may be
obtained if we use Theorem 26.

Alternative proof of Theorem 25: We wish to show that, if \( x \) and \( y \) cover \( a \), then \( x \cup y \)
covers \( x \) and \( y \). By Theorem 26 there are two signal indices \( i \) and \( j \) such that \( x_i = a_i + 1 \)
and \( x_i = a_k \) if \( k \neq i \), and \( y_i = a_j + 1 \) and \( y_k = a_k \) if \( k \neq j \). We see that \( i \neq j \), since in
the hypothesis of Theorem 25 \( x \neq y \). Thus if \( x \cup y = b \) we have \( b_i = a_i + 1 \) and \( b_j = a_j + 1 \), \( b_k = a_k \) if \( k \neq i \) and \( k \neq j \). Therefore, by Theorem 26, \( b \) covers \( x \) and \( y \).

Another theorem that involves the construction of a state, and will be needed later on,
is the following:

**Theorem 27:** Let \( a \) be a \( C \)-state in \( C[u] \) for which \( a_i \neq a'_i \). Then there exists a \( C \)-state \( b \)
in \( C[u] \) such that \( b_j = a_j \) for \( j \neq i \), and \( b_i = a_i + 1 \).

**Proof:** Let \( a \) be the terminal state of \( a \). Since \( a_i \neq a'_i \), then either \( a_i < a'_i \) or \( a_i > a'_i \).
In the former case define the state \( b \) by \( b_j = a_j \) for \( j \neq i \) and \( b_i = a_i + 1 \). Then \( b \) is a state
in \( S \), since \( a \in b \), and the \( C \)-state \( b = a + L[a, b] \) satisfies the theorem. If, on the other
hand, \( a_i > a'_i \), then the state \( b \) would be defined as \( b_j = a_j \) for \( j \neq i \) and \( b_i = a_i - 1 \).

We note that under the hypothesis of Theorem 27 \( b \) covers \( a \) as a consequence of
Theorem 26.

To illustrate the relation between states and \( C \)-states, consider the example of the
following binary circuit:

\[
\begin{align*}
z_1' &= z_2 z_3 \lor z_2 z_3 \lor z_2 z_3, \\
z_2' &= z_1, \\
z_3' &= z_1. 
\end{align*}
\]

(7.8)

This circuit, if represented by a logical diagram, would consist of two "not" elements
and a special element \( C \) for producing the function \( z_2 z_3 \lor z_1 z_3 \lor z_2 z_3 \). This element has the
224
A THEORY OF ASYNCHRONOUS CIRCUITS

property that its output $z_1$ tends to agree with the two inputs $z_2$ and $z_3$ if they agree with each other, but it retains its old value if they disagree. This circuit is illustrated in Fig. 2.

Let us assume that the circuit is placed in the state $(0,1,1)$. It must then pass to the state $(1,1,1)$. This state may lead to either of the states $(1,0,1)$ or $(1,1,0)$. Whichever of these occurs, the circuit will then pass to $(1,0,0)$ and then to $(0,0,0)$. This state may change so as to become either $(0,1,0)$ or $(0,0,1)$, but either of these leads back to the initial state $(0,1,1)$. We may check that (5.3) is satisfied in each transition, but that (5.2) is not, so the circuit is semimodular but not totally sequential. Since the circuit never reaches equilibrium, its lattice $C[u]$ of $C$-states is infinite. This lattice is partly illustrated in Fig. 3 for $u = (0,1,1)$. In this figure the terminal state corresponding to any $C$-state may be obtained by adding $u = (0,1,1)$ to the $C$-state and taking residues of each component modulo 2.

**Fig. 2.** Logical diagram defined by Eqs. (7.8).

**Fig. 3.** Partial lattice diagram of $C$-states for $u = (0,1,1)$.

---

**8. Cycling Theory**

It was observed that it is possible for a state to recur in a partial allowed sequence. Since the behavior of the circuit depends only on the state, we should expect a repetitive behavior when states may recur. In the present section we shall study this repetitive behavior when it occurs in semimodular circuits.

Let $v$ be in $C[u]$; then make the following definitions:

- $D[v]$ is the set of all $C$-states $a$ in $C[u]$ such that $v \not\subset a$, and
- $E[v]$ is the set of all $C$-states $a$ in $D[v]$ such that $f[v] = f[a]$.

\[ (8.1a) \quad (8.1b) \]
We note that $E[v]$ contains only $v$ unless the state $t(v)$ may recur. Also it is easily verified that $D[v]$ is a sublattice of $O[u]$.

Theorem 28: If $v$ is in $O[u]$, then the lattice $O[v]$ and the sublattice $D[v]$ are isomorphic under the transformation $a^* = v + a$, where $a^*$ is in $D[v]$ and $a$ is in $O[v]$.

Proof: Let $a$ be a $0$-state in $O[v]$. Then there is a partial allowed sequence from $v$ to $a$ such that $L(u, v(1), \ldots, v(t), v) = t(a)$. Since $v$ is in $O[u]$ we also have a partial allowed sequence from $a$ to $v$ such that $L(v, a(1), \ldots, a(k), v) = v$. Thus $a^* = L(u, v(1), \ldots, v(t), v, a(1), \ldots, a(k), v)$ is a $0$-state in $O[u]$. Also, $a^*$ is in $D[v]$ since $v \not\in F a^*$ and $a^* = v + a$.

Hence for every $a$ in $O[v]$ there is a corresponding $a^*$ in $D[v]$. Similarly, for every $a^*$ in $D[v]$, since $v \not\in F a^*$, we have a partial allowed sequence from $v$ to $a$ such that $L(v, a(1), \ldots, a(k), v) = v + a$. Thus there is one-to-one correspondence between the $0$-states.

We note also that ordering relations in the two lattices $O[v]$ and $D[v]$ are identical since, by Theorem 10, the ordering is numerical and numerical ordering is preserved under the transformation $a^* = v + a$ between corresponding elements in $O[v]$ and $D[v]$. Hence the lattices are isomorphic.

A corollary to Theorem 28 is:

Corollary: In a circuit which is sm $[u]$ and sm $[u^*]$, if $v$ is in $O[u]$ and $v^*$ is in $O[u^*]$ and $t(v) = t(v^*) = v$, then $D[v]$ is isomorphic with $D[v^*]$ under the transformation $v^* + a = v + a^*$, where $a$ is in $D[v]$ and $a^*$ is in $D[v^*]$.

This result follows from Theorem 28, since $D[v]$ and $D[v^*]$ are both isomorphic with $O[v]$.

Theorem 28 and the corollary show that the lattice properties of $D[v]$ are independent of the initial state $u$, provided, of course, that $u \not\in F v$. In other words, the behavior of the circuit after having passed through state $v$ is independent of the initial state $u$ of the circuit and depends only on $v$. The fact that the numerical components of the vectors in $D[v]$ have their fiducial values altered (by $v^* - v$) when the initial state is altered is merely a consequence of the way the $O$-states are defined and does not reflect a physical property of the circuit. The lattice relations $\cup$, $\cup$, and $\cap$, as well as the $R$ relation, are invariant under such translations, as is the circuit behavior which we are seeking to describe with them.

Two properties of recurring states will now be developed.

Theorem 29: If $a$ and $b$ are in $O[u]$ and $t(a) = t(b)$, then $t(a \cup b) = t(a) = t(b)$.

Proof: Let $c = a \cup b$ and let $t(c) = t(c)$. Then for any component $c_i = \max \{a_i, b_i\}$. Assume $a_i \geq b_i$, so $c_i = a_i$. Then, since $a \not\in F c$, we may form a partial allowed sequence from $a$ to $c$, such that $L[a, c(1), \ldots, c(k), c] = c - a$. Since the $i$th component of this vector is zero, the $i$th signal has not changed in going from $a$ to $c$, and $a_i = c_i$. Similarly, if $b_i \geq a_i$, we have $b_i = c_i$. But $a_i = b_i = t(a)_i = t(b)_i$, so in any case $t(c)_i = t(a)_i = t(b)_i$ for all components, and $t(a \cup b) = t(a) = t(b)$.

Theorem 30: If $a$ and $b$ are in $O[u]$ and $a = t(a)$, $b = t(b)$ are in two equivalence sets $A$ and $B$, where $A \not\in F B$, then $t(a \cup b)$ is in $B$. 226
A THEORY OF ASYNCHRONOUS CIRCUITS

Proof: By Theorem 3, \(a \not< b\), so we may form a partial allowed sequence from \(a\) to \(b\).
Define \(b^* = a + L[a, b(1), \ldots, b(k)],\) and \(t(b^*) = b\). Also \(a \not< b^*\). Let \(b^{**} = b \cup b^*\).
Thus \(a \not< b^{**}\) and \(b \not< b^{**}\), so \(a \cup b \not< b^{**}\) and hence \(t(a \cup b) \not< b\). But, since \(b \not< a \cup b\), we have \(b \not< t(a \cup b)\), and \(t(a \cup b)\) must be in \(B\).

We now define a set of numerical vectors associated with any \(O\)-state which will serve to describe the cycling properties of the circuit.

Given \(v\) in \(O[u]\), we define a set \(W[v]\) of numerical vectors \(w(1), w(2), \ldots, w(k)\), having nonnegative integral components, by the following rule: \(W[v]\) contains all nonzero vectors \(w(i)\) such that \(v + w(i)\) is in \(E[v]\) and if \(a\) is in \(E[v]\) with \(v < w(i)\) then either \(a = v\) or \(a = v + w(i)\).

The statement (8.2a) involves the "covers" concept and, in fact, may be restated as:
\[w(i)\text{ is in } W[v]\text{ if and only if } v + w(i)\text{ covers } v\text{ in } E[v].\] (8.2b)
The set \(W[v]\) may, of course, be empty, in which case we shall say that \(k = 0\). No limit is set on \(k\) by the definition but it will appear later that \(k\) cannot be greater than \(n\).

Incidentally, it may be noted that the components of the vectors \(w(i)\) are always even integers, since they represent a number of changes in the signals which bring them back to their initial values, and the number of negative changes must equal the number of positive changes.

Theorem 31: If \(W[v]\) is a set of vectors as defined above, \(w(i) \lor w(j) = w(i) + w(j),\) when \(i \neq j\).

Proof: We must not have \(w(i) < w(j)\), for then \(v < v + w(i) < v + w(j)\), in violation of (8.2). Hence \(w(j) < w(i) \lor w(j)\). By the numerical properties of vectors, and using (6.14), \(w(i) \lor w(j) \leq w(i) + w(j)\) and hence \(v + w(j) < v + [w(i) \lor w(j)] = [v + w(i)] \lor [v + w(j)] \leq v + w(i) + w(j)\). Let \(v* = v + w(j)\). We now show that all expressions in this inequality are in \(E[v^*]\). The expression \(v + w(i) \lor [v + w(j)]\) is in \(E[v]\) by Theorem 29; but it exceeds \(v^*\) so it is in \(E[v^*]\). Also \(v + w(i) + w(j) = v^* + w(i)\), and is in \(E[v^*]\) by the corollary to Theorem 28 with \(u = v^*\).

We now write the isomorphic expressions by the corollary to Theorem 28 with \(u^* = u\).
They are \(v < v + [w(i) \lor w(j)] - w(j) \leq v + w(i)\), and all expressions are now in \(E[v]\). Then by (8.2b) we obtain \([w(i) \lor w(j)] - w(j) = w(i)\).

In order for the relation \(w(i) \lor w(j) = w(i) + w(j)\) to hold for vectors having nonnegative components, the nonzero components of \(w(i)\) and \(w(j)\) must have distinct component indices. Since this is true for all pairs of vectors in \(W[v]\) we have:

Corollary: The vectors \(w(1), w(2), \ldots, w(k)\) of \(W[v]\) all have distinct indices for their nonzero components.
In other words, if \( w_m(i) > 0 \), then \( w_m(j) = 0 \) for all \( j \neq i \). This also means that the vectors of \( W[v] \) are orthogonal in the vector sense, that is, the inner product of \( w(i) \) and \( w(j) \) is zero if and only if \( i \neq j \).

A consequence of this corollary is the restriction \( k \leq n \) which was mentioned earlier. In case \( k = n \) each \( w(i) \) has just one nonzero component and one \( w(i) \) would correspond to each component index.

We shall describe the component indices of the nonzero components of \( w(i) \) as the set of component indices spanned by \( w(i) \). Furthermore, we shall designate the set of component indices spanned by any of the \( k \) vectors of \( W[v] \) as the set of component indices spanned by \( W[v] \).

**Theorem 32:** The set \( E[v] \) is precisely the set of vectors \( x \) which may be expressed in the form

\[
x = v + \sum_{i=1}^{k} a_i w(i),
\]

where the coefficients \( a_i \) are allowed to run over the nonnegative integers.

**Proof:** If

\[
x = v + \sum_{i=1}^{k} a_i w(i),
\]

then we show that \( x \) is in \( E[v] \) by induction. Certainly \( x = v \) is in \( E[v] \), which is the case in which the coefficients \( a_i \) are all zero. Assume next that

\[
x = v + \sum_{i=1}^{k} a_i w(i)
\]

is in \( E[v] \) for a given set of coefficients \( a_i \). Since \( t(v) = t(x) \) then, by the corollary to Theorem 28, with \( u = u^* \), we have \( v + w(j) \) is in \( E[x] \) since \( v + w(j) \) is in \( E[v] \). Hence \( x + w(j) \) is in \( E[v] \), and we see that any coefficient \( a_i \) may be increased by 1 (and hence by any integer) to yield a new \( x \) in \( E[v] \).

Next assume that \( x \) is in \( E[v] \). Induction is used to show that \( x \) may be expressed in the form (8.3). Form a covering sequence of \( C \)-states in \( E[v] \) from \( v \) to \( x \). (This is shown to be possible in reference 3, page 6.) Let us assume that some member \( y \) of this sequence may be expressed in the form (8.3). We note that \( v \) is such a member. Let \( z \) be the next member of the sequence after \( y \) so that \( z \) covers \( y \) in \( E[v] \). Then by the corollary to Theorem 28, \( v + (z - y) \) covers \( v \), and hence by (8.2b) we see that \( (z - y) \) is one of the vectors \( w(i) \) in \( W[v] \). Since \( z = y + w(i) \) we see that \( z \) is also expressible in the form (8.3), and by induction so is \( x \).

Cycling with respect to the set \( E[v] \) is completely described by Theorem 32, since we see that \( v \) has periodicity of multiplicity \( k \).

We now turn to the investigation of the dependence of \( W[v] \) on \( v \).
A THEORY OF ASYNCHRONOUS CIRCUITS

Theorem 33: If \( v \) is in \( C[v] \) and \( v^* \) is in \( C[v^*] \) and \( v = t(v) = t(v^*) \), then \( W[v] = W[v^*] \).

Proof: By the corollary to Theorem 28, \( D[v] \) is isomorphic with \( D[v^*] \) under the transformation \( v^* + a = v + a^* \). We see that, since the \( w(i) \) in \( W[v] \) are differences between members of \( D[v] \), they are invariant under the transformation.

We shall therefore be able to write \( W[v] \) to represent \( W[v^*] \) for all \( v \) such that \( t(v) = v \).

Theorem 34: In an \( \text{sm} [u] \) circuit, if \( u \not\in F a \not\in F b \), then any member of \( W[a] \) is a sum of one or more members of \( W[b] \).

Proof: Since \( u \not\in F a \not\in F b \) we may construct partial allowed sequences from \( u \) to \( a \) to \( b \), and thereby define some \( C \)-states \( a \) and \( b \) as \( a = L[u, a(1), \ldots, a(p), a] \) and \( b = a + L[a, b(1), \ldots, b(q), b] \). We have defined \( a \) and \( b \) so that \( a = t(a) \) and \( b = t(b) \) and \( a \not\in F b \). Thus \( b \) is in \( D[a] \). By the corollary to Theorem 28, if \( w(j,a) \) is in \( W[a] \) then \( D[a] \) is isomorphic with \( D[a + w(j,a)] \), and thus we have a correspondence between \( b \) and \( b + w(j,a) \). Hence \( b + w(j,a) \) is in \( E[b] \) and must be expressible in the form (8.3), so that \( w(j,a) \) may be written in the form

\[
 w(j,a) = \sum_{i=1}^{k} c_i w(i,b),
\]

where the \( c_i \)'s are nonnegative integers, not all zero, and the vectors \( w(i,b) \) are the members of \( W[b] \). Now, since \( W[a] = W[a] \) and \( W[b] = W[b] \), we have proved Theorem 34.

A corollary to Theorem 34 is the result that the number \( k \) of vectors can never decrease while passing through an allowed sequence. Thus, \( k \) has in common with entropy the property of never decreasing with time. It is also apparent that indices once spanned by a vector \( w(i) \) will remain spanned throughout the remainder of an allowed sequence.

Our picture of the behavior of a semimodular circuit as it passes through an allowed sequence now involves an increasing number of vectors \( w(i) \) being introduced and increasingly more indices being spanned. Also, we may imagine old vectors \( w(i) \) breaking up into several vectors, each one spanning fewer nodes than the old \( w(i) \).

Theorem 35: In an \( \text{sm} [u] \) circuit, if \( u \not\in F a \) and \( a \) and \( b \) are in the same equivalence set \( A \), then \( W[a] = W[b] \).

Proof: Since \( a \not\in F b \), if \( w(i,a) \) is in \( W[a] \), then, by Theorem 34, \( w(i,a) \) is a sum of one or more members of \( W[b] \), so if \( w(j,b) \) is in this sum we have \( w(i,a) \geq w(j,b) \), since the vectors have nonnegative components. Similarly, since \( b \not\in F a \), there is a \( w(h,a) \) in \( W[a] \) such that \( w(j,b) \geq w(h,a) \). But by the corollary to Theorem 31, if \( w(i,a) \geq w(h,a) \), we must have \( h = i \) and \( w(i,a) = w(h,a) \), and hence \( w(i,a) = w(j,b) \). Hence, for every \( w(i,a) \) in \( W[a] \) there is an equal \( w(j,b) \) in \( W[b] \), and similarly for every \( w(j,b) \) in \( W[b] \) there is an equal \( w(i,a) \) in \( W[a] \). Thus the two sets contain exactly the same vectors, and \( W[a] = W[b] \).
This means that we may write \( W[A] \) to represent the set of vectors corresponding to the equivalence set \( A \). The set of vectors \( w(i) \) now appears as a function of equivalence sets where originally it was defined as a function of \( C \)-states. We shall also use the notation \( t(a) \) contained in \( A \) to denote that \( t(a) \) is an element of the equivalence set \( A \). Finally we shall say that a component \( i \) is unspanned by \( W[A] \) if and only if the \( i \)th component of a \( C \)-state in \( A \) is unspanned by any of the vectors \( w(j) \) of \( W[A] \).

**Theorem 36:** \( a \) and \( b \) both lie in \( A \) if and only if those components of \( a \) and \( b \) unspanned by \( W[A] \) are identical.

**Proof:** Assume that \( a \) and \( b \) are in the same equivalence set \( A \). Form \( c = a \cup b \). By Theorem 30 we have \( c \mathcal{F} a \), and we may construct a partial allowed sequence from \( c \) to \( a \), and define \( a^* = c + \sum l(w(i)) \), where \( l(w(i)) \) is taken from \( W[A] \). Since \( a \mathcal{F} c \mathcal{F} a^* \), we have \( a_j \leq c_j \leq a_j^* \) for each component index \( j \). Now

\[
a^* = a + \sum_{i=1}^{k} w(i)
\]

by Theorem 32; so for those components \( a_j \) not spanned by the \( w(i) \)'s we have \( a_j = a_j^* \), and hence \( a_j = c_j \) for unspanned components. Similarly, \( b_j = c_j \) for unspanned components, giving \( a = b \).

Assume now that \( a \) and \( b \) have identical unspanned components. Let \( b_{i_{\text{max}}} \) be the largest spanned component of \( b \). If no components are spanned, let \( b_{i_{\text{max}}} = 0 \). Then form

\[
a^* = a + b_{i_{\text{max}}} \sum_{i=1}^{k} w(i),
\]

where the \( w(i) \) are taken from \( W[a] \). Then \( b \mathcal{F} a^* \), so \( b \mathcal{F} a \) by Theorem 32. Similarly we have \( a \mathcal{F} b \).

**Theorem 37:** If \( a \) and \( b \) lie in \( A \) and index \( i \) is unspanned by \( W[A] \), then \( a_i' = b_i' \).

**Proof:** We begin by proving that \( a_i' = b_i' \). Construct a partial allowed sequence \( a, a(1), a(2), \ldots, a(p), a \), which contains all states in \( A \), by the method given in the proof of Theorem 12. We notice that \( a', a'(1), a'(2), \ldots, a'(p), a' \) is an \( R \)-sequence, because, by (5.3), \( a(j) \mathcal{R} a(j+1) \) implies \( a(j+1) \mathcal{R} a'(j) \), and hence \( a'(j) \mathcal{R} a'(j+1) \) for each \( i = 1, 2, \ldots, p - 1 \) and similarly \( a' \mathcal{R} a'(1) \) and \( a'(p) \mathcal{R} a' \). (It may not be a partial allowed sequence since some consecutive pairs may be equal.) By our hypothesis index \( i \) is unspanned by \( W[A] \), so that \( a_i = a_i(1) = a_i(2) = \cdots = a_i(p) \). Assume that \( a_i < a_i' \). Then \( a_i = a_i(1) < a_i' \leq a_i'(1) \), and in general \( a_i(j+1) < a_i'(j) \leq a_i'(j+1) \). Thus we have \( a_i' \leq a_i'(1) \leq a_i'(2) \leq \cdots \leq a_i'(p) \leq a_i' \), so that \( a_i' = a_i'(j) \) for all \( j = 1, 2, \ldots, p \). Similarly, \( a_i' = a_i'(j) \) for all \( j = 1, 2, \ldots, p \). If we assume \( a_i > a_i' \).

In the remaining case \( a_i = a_i' \), if \( j \) exists such that \( a_i(j) \neq a_i'(j) \), then by the previous argument we have \( a_i' = a_i'(j) \), giving the contradiction \( a_i = a_i' = a_i'(j) \neq a_i(j) = a_i \). Therefore, in this case too we have \( a_i' = a_i'(j) \) for all \( j = 1, 2, \ldots, p \). But since all states
A THEORY OF ASYNCHRONOUS CIRCUITS

of \(A\) are included in the sequence \(a, a(1), a(2), \ldots, a(p)\), we see that \(a'_i = b'_i\) for any pair of states in \(A\).

Now let \(a\) and \(b\) be any two \(C\)-states in \(A\). Then \(a' = a + L[a,a']\) and \(b' = b + L[b,b']\). But \(a'_i = b'_i\) by Theorem 36, and \(|a'_i - a_i| = |b'_i - b_i|\), so \(a'_i = b'_i\).

Two corollaries are immediate. They are:

**Corollary A:** For any \(a\) in \(A\) there exists a unique \(A'\) for which \(a'\) is in \(A'\) and \(A \subseteq A'\).

**Corollary B:** If \(A\) is final and \(i\) is unspanned by \(W[A]\), then \(a_i = a'_i\) for any \(a\) in \(A\).

Thus we see that the unspanned components of the \(C\)-states, and hence the unspanned signals of the states, characterize the equivalence sets. Within equivalence sets only spanned components and signals change, while in going from one equivalence set to another the unspanned components and signals must change. In such a transition the number of unspanned components may decrease, and, if it does, the number \(k\) of vectors must increase. It is possible, as we shall see later, for the number \(k\) of vectors to increase without having a decrease in the number of unspanned components.

It also should be observed that the unspanned signals of the states uniquely determine the unspanned components of the \(C\)-states, since these are fixed by the equivalence set.

As an example consider the circuit defined by the equations

\[
\begin{align*}
z'_1 &= 1, \\
z'_2 &= \bar{z}_1 \bar{z}_3 \lor z_2 \bar{z}_3, \\
z'_3 &= \bar{z}_1 z_2 \lor z_2 \bar{z}_3. 
\end{align*}
\]

(8.4)

If the circuit is started in the initial state \(u = (0,0,0)\), it may be shown to be semimodular. Two equivalence sets occur. They may be designated \(A\) and \(B\) as follows: \(A\) contains \((0,0,0), (0,1,0), (0,1,1), (0,0,1)\); \(B\) contains \((1,0,0), (1,1,0), (1,1,1), (1,0,1)\). In the circuit \(A \subseteq B\), so \(B\) is a final set. The first signal is the only one unspanned by vectors \(w(i)\) in either set. \(W[A]\) contains just one vector \((0,2,2)\). \(W[B]\) contains \([0,2,0]\) and \([0,0,2]\). Here we have an example of a single vector from \(W[A]\) splitting into two in \(W[B]\). In this case the same number of unspanned signals occurs in both \(A\) and \(B\), but this will not be the case in general.

9. **Ideals of \(C[u]\)**

While investigating the behavior of asynchronous circuits one is often concerned with what happens if a signal fails to change when it is supposed to do so. Malfunctions of this type never lead to \(C\)-states which are not in \(C[u]\), since no assumptions have been made about the relative speeds of the elements.

Another problem, which is of interest to the circuit designer, is to find a way of describing the apparent behavior of a circuit to an observer who is not aware of all the signals which are present, but "sees" only certain signals from among the entire set. This problem and the preceding one will be treated by investigating the ideals of \(C[u]\).

In order to represent the ideals of \(C[u]\), we introduce the notion of a \(C\)-signal. This
concept will also be useful in the theory of distributive circuits, which are treated in Sec. 10.

For each pair of integers $a$ and $i$, such that there exists at least one $0$-state $b$ in $C[u]$ for which $b_t = a$, we define the $C$-signal $(a,i)$ as the set of all $0$-states $b$ in $C[u]$ (9.1) having $b_i \leq a$. The $0$-state $b$ is then said to induce the $C$-signal $(a,i)$.

The $C$-signal $(a,i)$ thus refers to the $a$th change which has occurred at point $i$ in the circuit and, more specifically, contains all $0$-states in $C[u]$ for which no more than $a$ signal changes have occurred at point $i$. It therefore describes the possible $C$-states which may occur if point $i$ is prevented from changing more than $a$ times. To describe what may happen if several signals fail to change, we introduce the notion of a break set.

If a $0$-state $a$ in $C[u]$ induces all the distinct $C$-signals $(a_1,i_1), (a_2,i_2), \ldots, (a_m,i_m)$, we define the break set $a = [(a_1,i_1), (a_2,i_2), \ldots, (a_m,i_m)]$ as the set of all $0$-states $b$ having $b_i \leq a_j$ for $j = 1, 2, \ldots, m$. The $0$-state $a$ is then said to induce the break set $a$. (9.2)

It will appear later that $m$ cannot be greater than $n$, since in Theorem 39 it is shown that the indices $i_j$ are distinct. We shall, however, admit the possibility that $m = 0$ as a special case. This break set $\theta = [\ ]$ will be taken equal to $C[u]$, and all $0$-states in $C[u]$ will be said to induce it.

We note that the $C$-signals are, themselves, break sets referring to single $C$-signals. In other words, $[(a,i)] = (a,i)$.

**Theorem 38**: If for each of the $m$ $C$-signals $(a_j,i_j)$, where $j = 1, 2, \ldots, m$, there is a $0$-state $a(j)$ inducing $(a_j,i_j)$ and contained in the other $C$-signals, then $a = [(a_1,i_1), (a_2,i_2), \ldots, (a_m,i_m)]$ is a break set.

This follows from (9.2) if we let $a = a(1) \cup a(2) \cup \cdots \cup a(m)$.

**Theorem 39**: If $a = [(a_1,i_1), (a_2,i_2), \ldots, (a_m,i_m)]$ is any break set, the signal indices $i_1, i_2, \ldots, i_m$ are distinct.

**Proof**: Let $a$ induce $a$. If $i_p = i_q$, then, by (9.2), $a_p = a_q = a_t = a$, which conflicts with the assumption that the $C$-signals are distinct.

**Theorem 40**: Any break set is an ideal of $C[u]$.

**Proof**: Ideals of $C[u]$ are defined as nonempty subsets of $C[u]$ having the following two properties:

An ideal $J$ contains $x \cup y$ if it contains $x$ and $y$. (9.3a)

If $x$ and $y$ are $C$-states in $C[u]$, and if $x$ is in an ideal $J$, then $x \cap y$ is also in $J$. (9.3b)

Property (9.3a) also applies to break sets by Theorem 17. We may infer (9.3b) from Theorem 16 and the fact that $x \cap y \not\subset x$.

232
Theorem 41: Any ideal of \( C[u] \) can be represented as a break set in at least one way.

Proof: Let \( J \) be an ideal of \( C[u] \). It should be noted that since \( J \) is nonempty it must contain at least the \( C \)-state 0, whose components are all zero. List all \( C \)-signals \((a_1, i_1), (a_2, i_2), \ldots, (a_m, i_m)\) such that \((a_j, i_j)\) is induced by some \( C \)-state \( a(j) \) in \( J \), where there is no \( C \)-signal \((\beta_k, i_k)\) with \( \beta_k > a_j \) which is induced by a \( C \)-state in \( J \) (that is, \( a_j \) is maximal). Our list may contain no more than \( n \) \( C \)-signals by virtue of its definition, and, if some index \( i_{m+1} \) is not represented in the list, then every \( C \)-signal \((a_{m+1}, i_{m+1})\) is induced by a \( C \)-state in \( J \), since \((0, i_{m+1})\) is induced by 0 in \( J \). Let the \( C \)-states in \( J \) inducing these \( C \)-signals be denoted by \( n(1), n(2), \ldots, n(m) \). If \( m > 0 \) we have \( \alpha = n(1) \cup n(2) \cup \cdots \cup n(m) \) in \( J \) by (0.3a), and from the construction of each \( a(j) \) we see that \( \alpha \) induces a break set

\[
\alpha = [(a_1, i_1), (a_2, i_2), \ldots, (a_m, i_m)].
\]

By (0.2), \( \alpha \) contains \( J \). If \( m = 0 \) we let \( \alpha = 0 = C[u] \), which must contain \( J \).

To show that \( J \) contains \( \alpha \), let \( x \) be a \( C \)-state in \( \alpha \). Now for each component \( x_{r} \) of \( x \) we can find a \( C \)-state \( b(p) \) in \( J \) such that \( b_{r}(p) > x_{r} \). Let \( b = b(1) \cup b(2) \cup \cdots \cup b(n) \). Then \( b \) is in \( J \) by (0.3a). But \( x \not\subseteq b \) so \( x = x \cap b \) is in \( J \) by (0.3b). Hence \( J \) contains \( \alpha \), so \( J = \alpha \).

We see from Theorems 40 and 41 that the break-set notation is simply a way of specifying ideals. It is well known that the ideals of \( C[u] \) form a lattice. The relation of this lattice to \( C[u] \) is expressed in (0.4).

The ideals of \( C[u] \) form a lattice under set inclusion. In this lattice \( \alpha \cup \beta \) is the set of all elements of the form \((a \cup b) \cap c\), where \( a \) and \( b \) are in \( \alpha \) and \( \beta \) respectively, and \( c \) is any \( C \)-state. The ideal \( \alpha \cap \beta \), on the other hand, is merely the set-theoretical meet, containing all elements in both \( \alpha \) and \( \beta \).

Various subsets of the lattice of ideals are important from the point of view of circuit behavior. One such subset is defined thus:

\[
H[u; i_1, i_2, \ldots, i_m] \text{ is the set of ideals of } C[u] \text{ which may be represented in the form } \alpha = [(a_1, i_1), (a_2, i_2), \ldots, (a_m, i_m)], \text{ where the quantities } a_i \text{ may range over all values permitted by (0.2)}.
\]

This set may be regarded as describing the behavior of the circuit to an observer who merely detected the signals at points \( i_1, i_2, \ldots, i_m \). To such an observer the ideals of \( H[u; i_1, i_2, \ldots, i_m] \) would correspond to the \( C \)-states of an ordinary observer. Such sets also provide the basis for a theory of equivalent circuits. Two circuits could be called equivalent if \( H[u; i_1, i_2, \ldots, i_m] \) in the first circuit is the same as \( H[v; j_1, j_2, \ldots, j_m] \) in the second circuit. This type of equivalence is defined with respect to initial states \( u \) and \( v \) and selected signal indices in the two circuits.

The set \( H[u; 1, 2, \ldots, n] \) is isomorphic with the lattice \( C[u] \), where set inclusion replaces the \( \subseteq \) relation. Also, \( H[u; i] \) is merely a chain. Our suspicion that \( H[u; i_1, i_2, \ldots, i_m] \) is a
DAVID E. MULLER and W. S. BARTKY

lattice under set inclusion will be shown to be justified, but it is not necessarily a sublattice of the lattice of ideals. We begin with Theorem 42 which is analogous to Theorem 16.

Theorem 42: If \( \alpha \) and \( \beta \) are in \( H[u; i_1, i_2, \ldots, i_m] \), then \( \alpha \subseteq \beta \) if and only if \( \alpha_j \leq \beta_j \) for \( j = 1, 2, \ldots, m \).

Proof: If \( \alpha_j \leq \beta_j \) for \( j = 1, 2, \ldots, m \), we see by (0.2) that \( \alpha \subseteq \beta \). If \( \alpha \) induces \( \alpha \), we have \( \alpha_i = \alpha_j \). If, now, \( \alpha \subseteq \beta \), we also have \( \alpha \) in \( \beta \); hence \( \alpha_j \leq \beta_j \) for \( j = 1, 2, \ldots, m \), and therefore \( \alpha_j \leq \beta_j \) for \( j = 1, 2, \ldots, m \).

Theorem 43: \( H[u; i_1, i_2, \ldots, i_m] \) is a lattice under set inclusion.

Proof: Let \( \alpha \) and \( \beta \) be two ideals in \( H[u; i_1, i_2, \ldots, i_m] \). Define \( \gamma \) by the relation \( \gamma_j = \max \{ \alpha_j, \beta_j \} \) for \( j = 1, 2, \ldots, m \). We see that \( \gamma \) is an ideal in \( H[u; i_1, i_2, \ldots, i_m] \), since if \( \alpha \) and \( \beta \) induce \( \alpha \) and \( \beta \), respectively, \( \alpha \cup \beta \) must induce \( \gamma \) by Theorem 17. By Theorem 42, \( \gamma \) contains \( \alpha \) and \( \beta \). It is also a least upper bound in \( H[u; i_1, i_2, \ldots, i_m] \), since any other upper bound must contain \( \gamma \) by Theorem 42.

To show that \( \alpha \) and \( \beta \) have a greatest lower bound in \( H[u; i_1, i_2, \ldots, i_m] \), we follow an argument similar to that of Theorem 18. Let \( \omega = [(0, i_1), (0, i_2), \ldots, (0, i_m)] \) be the ideal in \( H[u; i_1, i_2, \ldots, i_m] \) induced by the 0-state 0. By Theorem 42 we see that \( \omega \) is a lower bound to \( \alpha \) and \( \beta \), and thus there is at least one lower bound. Now, if we form the least upper bound of all lower bounds to \( \alpha \) and \( \beta \), we see that the result must be the greatest lower bound by the construction of the previous paragraph and Theorem 42.

A result analogous to Theorem 25 may also be obtained for the set \( H[u; i_1, i_2, \ldots, i_m] \).

Theorem 44: \( \alpha \) covers \( \beta \) in \( H[u; i_1, i_2, \ldots, i_m] \) if and only if there is one index \( i_j \) such that \( \alpha_j = \beta_j + 1 \) and \( \alpha_p = \beta_p \) whenever \( i_p \neq i_j \).

Proof: If \( \alpha_j = \beta_j + 1 \) and \( \alpha_p = \beta_p \) whenever \( i_p \neq i_j \), then \( \alpha \) must cover \( \beta \) in \( H[u; i_1, i_2, \ldots, i_m] \) by Theorem 42, since all the quantities involved are integers.

Next assume that \( \alpha \) covers \( \beta \). To complete the proof we require the following lemma, which is valid for any ideal \( \alpha \).

Lemma: If \( b \) is in \( \alpha \) and \( \alpha \) induces \( \alpha \), then \( \alpha \cup b \) induces \( \alpha \).

Since \( \alpha_j = \alpha_j \) and \( \alpha_j \geq b_i \) by (0.2), we have \( b_i \leq \alpha_i \) and \( \alpha_i \vee b_i = \alpha_i \) so \( \alpha \cup b \) induces \( \alpha \).

Returning to the original proof, we let \( a \) and \( b \) be two \( C \)-states inducing \( \alpha \) and \( \beta \) respectively, so by the lemma given above \( a \cup b \) induces \( \alpha \). Since \( b \not\subseteq a \cup b \), we may form a covering sequence \( b, c(1), \ldots, c(p), a \cup b \). Let \( c(i) \) be the last \( C \)-state in the sequence which induces \( \beta \). By Theorem 42 all previous \( C \)-states in the sequence induce \( \beta \) and all later \( C \)-states induce \( \alpha \), and no other ideals in \( H[u; i_1, i_2, \ldots, i_m] \) may be induced by members of the sequence. Since \( c(i) \) and \( c(i + 1) \) differ by 1 in just one component, by Theorem 25, we see that \( \beta \) and \( \alpha \) may differ in no more than one \( C \)-signal, and in that, by at most 1. But since \( \beta \) and \( \alpha \) are different ideals, we obtain Theorem 44.
A correspondence between equivalence sets and certain ideals will now be developed which permits us to predict the behavior of a circuit in which certain signal changes are arrested. In particular, we shall be interested in determining whether or not the circuit will stop if certain signal changes fail to occur when they are expected to do so.

These questions are treated by considering the subset of the ideals defined in (0.6).

\[ J(\{1\}) \]

\[ \text{is the set of all ideals } a = [(x_1, i_1), (x_2, i_2), \ldots, (x_m, i_m)], \text{ such that there exists a } C-\text{state } a \text{ inducing } \alpha \text{ whose unspanned component indices are just } i_1, i_2, \ldots, i_m. \]

Again, if there is a 0-state \( \theta = [\ ] \) having no unspanned component indices, we shall adopt the convention that \( \theta = \emptyset \) is a member of \( K[u] \).

**Theorem 45:** The partially ordered set of equivalence sets \( A, B, \ldots \) which follow \( U \) (the equivalence set of \( u \)) is isomorphic with \( K[u] \), where the \( \mathcal{F} \) relation corresponds to set inclusion.

**Proof:** Let \( a \) be in \( A \), and let \( a \) induce \( \alpha \) in \( K[u] \). By Theorem 36 we see that every other \( C \)-state in \( A \) also induces \( \alpha \). Thus for every equivalence set \( A, B, \ldots \) there is a corresponding ideal in \( J(u) \), and by definition (0.6) there is an equivalence set for every ideal in \( K[u] \).

We now show the correspondence between the \( \mathcal{F} \) relation over sets \( A, B, \ldots \) and set inclusion over \( K[u] \). Given \( \beta \leq \alpha \) with \( \alpha \) and \( \beta \) in \( K[u] \), then if \( a \) induces \( \alpha \) and \( b \) induces \( \beta \), we have \( a \cup b \) induces \( \alpha \), by the lemma in the proof of Theorem 44. Since \( b \mathcal{F} a \cup b \), we have \( b \mathcal{F} A \).

Assume next that \( B \mathcal{F} A \), where \( U \mathcal{F} B \). Let \( a \) be a state in \( A \) and \( b \) be a state in \( B \). Form \( C \)-states \( b = u_b, \ldots, b \) and \( a = b + u_b, \ldots, a \). We thus have \( a \) in \( A \) and \( b \) in \( B \), with \( b \mathcal{F} a \). Now, by Theorem 34, the unspanned indices of \( A \) are also unspanned in \( B \), so each index \( i \) of \( \alpha \) is also present in \( \beta \). Since \( b \mathcal{F} a \) with \( b \) inducing \( \beta \) and \( a \) inducing \( \alpha \) we have \( \beta_i \leq \alpha_i \) for each \( i \) of \( \alpha \). Thus \( \beta \leq \alpha \) by (0.2).

This latter argument may also be used in proving the next theorem.

**Theorem 46:** If \( b \) is in \( \alpha \) and induces \( \beta \), where \( \alpha \) and \( \beta \) are both in \( K[u] \), then \( \beta \leq \alpha \).

**Proof:** If \( a \) induces \( \alpha \), then \( a \cup b \) induces \( \beta \) by the lemma in the proof of Theorem 44; and, since \( b \mathcal{F} a \cup b \), we see that \( \alpha \) and \( \beta \) are related as in the previous argument with \( a \cup b \) replacing \( a \).

**Theorem 47:** \( K[u] \) is a lattice under set inclusion.

**Proof:** Let \( \alpha \) and \( \beta \) be two ideals in \( K[u] \), and let \( \gamma \) be the ideal in \( K[u] \) induced by \( a \cup b \), where \( a \) and \( b \) induce \( \alpha \) and \( \beta \), respectively. By Theorem 34, the unspanned indices of \( a \cup b \) are also unspanned in \( a \) and \( b \), so \( \gamma \) is independent of which \( a \) and \( b \) are chosen. Also, since \( a \) and \( b \) are in \( \gamma \), we have \( \alpha \leq \gamma \) and \( \beta \leq \gamma \), by Theorem 46. Let \( \delta \) be any other
ideal in $K[u]$ satisfying $\alpha \leq \delta$ and $\beta \leq \delta$. Then $\delta$ must contain $a \cup b$ by (0.3a), and hence $\gamma \leq \delta$ by Theorem 46. Thus $\gamma$ is the least upper bound of $\alpha$ and $\beta$ in $K[u]$.

Let $\mu$ be the ideal of $K[u]$ corresponding to $U$ (the set of $u$). Thus $\mu \leq \alpha$ and $\mu \leq \beta$ by Theorem 45, and $\mu$ is a lower bound to $\alpha$ and $\beta$. The least upper bound of all lower bounds to $\alpha$ and $\beta$ is their greatest lower bound by Theorem 46.

From the preceding discussion we see that the sets $K[u]$ and $H[u; \{i_1, i_2, \ldots, i_m\}]$ are similar in many of their characteristics. Theorems 42 and 46 may be regarded as analogous, and the proofs of Theorems 43 and 47 show that the rules for forming least upper bounds are the same. Nothing corresponding to Theorem 44 can be obtained for $K[u]$, however.

Let us now take an arbitrary ideal $\gamma = [(\gamma_1, i_1), (\gamma_2, i_2), \ldots, (\gamma_m, i_m)]$ of $\mathcal{C}[u]$. We may regard $\gamma$ as representing those $C$-states which may occur if the signals at points $i_1, i_2, \ldots, i_m$ in the circuit are prevented from undergoing more than $\gamma_1, \gamma_2, \ldots, \gamma_m$ changes. If $\gamma$ is a principal ideal, and hence has a maximum $C$-state, the circuit will stop when this $C$-state is reached. We now wish to see what conditions must be placed on $\gamma$ to require that it be a principal ideal.

$K[u; \gamma]$ is the set of all ideals $\alpha$ in $K[u]$ such that there is a $C$-state $a$ in $\gamma$ which induces $\alpha$.

This means that $K[u; \gamma]$ corresponds to the set of equivalence sets which have representative $C$-states in $\gamma$.

**Theorem 48:** If $\alpha$ and $\beta$ are both in $K[u; \gamma]$, then their least upper bound in $K[u]$ is also in $K[u; \gamma]$.

**Proof:** Let $\alpha$ and $\beta$ both lie in $\gamma$, where $\alpha$ induces $\alpha$ and $\beta$ induces $\beta$. Then $\alpha \cup \beta$ is also in $\gamma$; but $\alpha \cup \beta$ induces the least upper bound of $\alpha$ and $\beta$, by the proof of Theorem 47, so it is also in $K[u; \gamma]$.

Since the number of equivalence sets is finite, we see that $K[u; \gamma]$ contains a finite number of ideals. This implies the following theorem:

**Theorem 49:** There is a maximum ideal $\phi$ in $K[u; \gamma]$.

Corresponding to this maximum ideal $\phi$ there is an equivalence set $F$ which must follow all other equivalence sets represented in $\gamma$. Thus we see that, if the circuit is constrained to remain in $\gamma$, it will eventually reach $F$. Whether or not the circuit will stop when it reaches $F$ will depend on whether or not cycling can occur in $F$.

**Theorem 50:** $\gamma$ is a principal ideal if and only if each $w(j)$ in $\mathcal{W}[F]$ has at least one component index of a nonzero component which is represented in $\gamma$.

**Proof:** Assume that $\gamma$ is a principal ideal. Then its maximum element $f$ is in $F$. If $w(j)$ has no nonzero component index represented in $\gamma$, then $f + w(j)$ is also in $\gamma$, contradicting the assumption that $f$ is maximal.
A THEORY OF ASYNCHRONOUS CIRCUITS

Assume next that each \( w(j) \) has at least one nonzero component index \( i \), represented in \( \gamma \). Let \( (y_j, i_j) \) be the corresponding \( C \)-signal. Then, if \( f \) is any \( C \)-state in \( F \), we see that no \( C \)-state in \( F \) and \( \gamma \) can exceed

\[
f + \sum_{j=1}^{k} y_j w(j)
\]

without violating (0.2). Thus a maximal \( C \)-state in \( \gamma \) exists, and since \( \gamma \) is an ideal, it is unique.

This result allows us to predict whether or not cycling may occur within \( \gamma \), provided we know the unspanned indices and \( C \)-signal corresponding to each equivalence set and the vectors \( w(j) \).

The following example of a binary, semimodular circuit shows that equivalence sets are not necessarily lattices of \( C \)-states and that \( K[u] \) need not be a sublattice of the lattice of ideals.

This circuit is represented by the Boolean equations:

\[
\begin{align*}
z_1' &= \bar{z}_3 \lor z_1, \\
z_2' &= \bar{z}_3 \lor z_2, \\
z_3' &= z_1 \lor z_2 \lor z_3.
\end{align*}
\]

(0.8)

Let the initial state \( u \) be \((0,0,0)\). A partial lattice diagram of \( C \)-states may be drawn as shown in Fig. 4. The diagram should be continued downward in an infinite, two-dimensional array of \( C \)-states. Five equivalence sets are present corresponding to the four individual states \((0,0,0)\), \((1,0,0)\), \((0,1,0)\), \((1,1,0)\) and the set of states \((1,0,1)\), \((0,1,1)\), \((0,0,1)\), \((1,1,1)\). The latter set has two minimal \( C \)-states inducing its ideal. Only index 3 is unspanned in this set which has the two vectors \((2,0,0)\) and \((0,2,0)\) corresponding to it.

Another example of a totally sequential binary circuit shows that a circuit may have more than one equivalence set, and yet have no unspanned indices for one of its equivalence sets. This circuit has the equations

\[
\begin{align*}
z_1' &= \bar{z}_3, \\
z_2' &= \bar{z}_3(z_2 \lor z_3), \\
z_3' &= \bar{z}_3(z_1 \lor z_3).
\end{align*}
\]

(0.9)

Fig. 4. Partial lattice diagram of \( C \)-states.

Let the initial state \( u \) be \((0,0,0)\). The sequence of \( C \)-states will then be \((0,0,0)\), \((1,0,0)\), \((1,0,1)\), \((2,0,1)\), \((2,1,1)\), \((2,1,2)\), \((3,1,2)\), \((3,2,2)\), etc. The initial state forms its own equivalence set, while the remaining six states which follow it form another equivalence set having the corresponding cycling vector \((2,2,2)\). Hence, no indices are unspanned.

237
10. Distributive Circuits

In Sec. 5 it was pointed out that in some cases design and synthesis of circuits could be simplified by placing more restrictions upon them. Thus, semimodular circuits are easier to treat than more general speed-independent circuits, and totally sequential circuits exhibit still fewer peculiarities of behavior. Yet, as has been shown, totally sequential circuits are unsatisfactory for those applications in which parallel action is required, so that the less restrictive concept of semimodularity was used in the later analysis.

In this section we shall place a further restriction upon our circuits in order to simplify the problem of synthesis, but this restriction will not be so severe as to eliminate the possibility of parallel action within the circuit. This restriction is that the circuit shall be distributive.

The concept of a distributive circuit is related to that of a distributive lattice in the same way that the concept of a semimodular circuit is related to that of a semimodular lattice. We begin with the weaker restriction, however, that $O[u]$ be modular.

The semimodular lattice $O[u]$ is said to be modular if for every three $O$-states $a$, $x$, and $y$ in $O[u]$ such that $a$ covers $x$ and $y$ and $x \neq y$ we have $x$ and $y$ covering (10.1)

$x \cap y$.

This restriction combined with its dual (7.6) corresponds to the usual definition of modularity. In the theory of general lattices, modularity is less restrictive than distributivity, but the lattice $O[u]$ has special properties which make these restrictions equivalent. This fact is demonstrated in the next two theorems.

Theorem 51: If $p$ and $q$ are any two $O$-states in $O[u]$, and $O[u]$ is modular, then $p \cap q = p \land q$.

Proof: Form two covering sequences in $O[u]$, $a(r,0), a(r,1), \ldots, a(r,s)$, and $a(0,s)$, $a(1,s), \ldots, a(r,s)$, where we take $p = a(r,0)$, $q = a(0,s)$ and $p \cup q = a(r,s)$. As we have seen previously, we may construct such sequences because $p \equiv p \cup q$ and $q \equiv p \cup q$. The integers $r$ and $s$ are finite, and each is greater than or equal to 0.

Define $a(i,j)$ recursively by the formula

$a(i,j) = a(i, j + 1) \cap a(i + 1, j)$

for $0 \leq i < r$ and $0 \leq j < s$, starting with $i = r - 1$, $j = s - 1$ and proceeding to all other indices. Using induction with (10.1), we see that $a(i,j)$ will be covered by $a(i, j + 1)$ and by $a(i + 1, j)$ for $0 \leq i < r$ and $0 \leq j < s$, provided we can show that $a(i + 1, j) \neq a(i, j + 1)$. But we may use induction to infer that $a(i + 1, j) \neq a(i + 1, j + 1)$ and $a(i, j + 1) \neq a(i + 1, j + 1)$, so that $a(i + 1, j) \neq a(i, j + 1)$.

It was pointed out in the proof of Theorem 25 that the “covers” relation implies the $\equiv$ relation, so that we may use Theorem 24 to get $a(i,j) = a(i, j + 1) \land a(i + 1, j)$ for
A THEORY OF ASYNCHRONOUS CIRCUITS

\[ i = 0, 1, \ldots, r - 1 \text{ and } j = 0, 1, \ldots, s - 1. \]

By induction we may replace this with the formula \( a(i, j) = a(i, s) \land a(r, j) \), since it holds for either \( i = r \) or \( j = s \), and if we assume it for \( a(i, j + 1) \) and \( a(i + 1, j) \) we obtain \( a(i, j) = a(i, s) \land a(r, j + 1) \land a(i + 1, s) \land a(r, j) = a(i, s) \land a(r, j) \). In the case \( i = j = 0 \) this formula becomes \( a(0, 0) = a(0, s) \land a(r, 0) = p \land q \).

Thus \( p \land q \) is a \( C \)-state, and by Theorem 16 is equal to \( p \cap q \).

The statement of Theorem 51 is the dual of Theorem 17, and permits us to use the symbols \( \land \) and \( \cap \) interchangeably.

**Theorem 52:** If \( C[u] \) is modular it is distributive.

**Proof:** We verify that the distributive laws

\[
\begin{align*}
a \land (b \lor c) &= (a \land b) \lor (a \land c) \\
a \lor (b \land c) &= (a \lor b) \land (a \lor c)
\end{align*}
\]

hold for numerical vectors if the operations \( \land \) and \( \lor \) are substituted for \( \cap \) and \( \cup \).

A complete equivalence between the three conditions has thus been established, since it is a well-known lattice theoretical result that distributivity implies modularity.\(^8\)

A circuit is defined as distributive with respect to an initial state \( u \) if \( C[u] \) is a distributive lattice.

Our discussion of distributive circuits will also require a further property of \( C[u] \).

**Theorem 53:** \( C[u] \) satisfies the descending-chain condition.

**Proof:** The descending-chain condition requires that all descending chains be finite. A descending chain in this case is a sequence of \( C \)-states \( a(1), a(2), \ldots, a(i), \ldots \) such that \( a(i + 1) \neq a(i) \) and \( a(i + 1) \neq a(i) \) for \( i = 1, 2, \ldots \). Since we are dealing with vectors whose components are nonnegative integers, and, since these vectors satisfy Theorem 16, we infer Theorem 53 immediately. \( C[u] \) need not be distributive for Theorem 53.

A synthesis technique, which will be developed later, depends upon the properties of the join-irreducible elements of \( C[u] \).

The notation \( J[u] \) will be used to denote the set of join-irreducible elements of \( C[u] \). A \( C \)-state \( a \) is join-irreducible if \( a = x \lor y \) implies either \( a = x \) or \( a = y \).\(^8\)

It has been shown by G. Birkhoff that each element in a distributive lattice satisfying the descending-chain condition has a unique representation as an irredundant join of join-irreducible elements, and that therefore there is a one-to-one correspondence between distributive lattices \( L \) satisfying the descending-chain condition and partially ordered sets \( p \).
satisfying the descending-chain condition, in which \( p \) is isomorphic to the subset of join-irreducible elements of \( L \). From these theorems we may state:

If \( C[u] \) is distributive, each \( C \)-state may be represented as a unique irredundant join of elements of \( J[u] \).

\[ (10.4) \]

An irredundant join is one from which no term may be removed without changing its value.

If \( C[u] \) is distributive, the set of numerical vectors of the corresponding \( J[u] \) determine the vectors of \( C[u] \) uniquely.

\[ (10.5) \]

The importance of these results will appear in the later development of a synthesis technique which begins with the partially ordered set \( J[u] \) and makes use of (10.4) and (10.5) to construct the distributive lattice \( C[u] \).

The join-irreducible elements of \( C[u] \) may be related to the \( C \)-signals in the following way.

**Theorem 54**: In a distributive \( C[u] \) the set of nonzero join-irreducible elements is isomorphic with the set of \( C \)-signals \((\alpha,i)\) having \( \alpha > 0 \). Under this isomorphism, if \((\alpha,i)\) and \((\beta,j)\) correspond to \( a \) and \( b \) respectively in \( J[u] \), then \( a \not\preceq b \) if and only if \((\alpha - 1,i) \leq (\beta - 1,j)\).

**Proof**: Let \((\alpha,i)\) be any \( C \)-signal. The set of all \( C \)-states inducing \((\alpha,i)\) must have at least one minimum \( C \)-state, since if \( x \) induces \((\alpha,i)\) there cannot be more than a finite number of \( C \)-states preceding \( x \) which induce \((\alpha,i)\). Also, there cannot be more than one minimum \( C \)-state, for if \( a \) and \( b \) are two minima then, by Theorem 51, \( a \cap b \) also induces \((\alpha,i)\), and hence \( a \cap b = a = b \). Thus \( a \) is unique.

The minimum \( C \)-state \( a \) which induces \((\alpha,i)\) is join-irreducible, for if \( a = x \cup y \) then either \( x \) induces \((\alpha,i)\) or \( y \) induces \((\alpha,i)\) by Theorem 17, so either \( a = x \) or \( a = y \). This means that each \((\alpha,i)\) determines a unique join-irreducible \( C \)-state \( a \), which is the minimum \( C \)-state inducing \((\alpha,i)\).

Now, let \( b \) be any join-irreducible \( C \)-state. We construct all \( C \)-signals induced by \( b \). They are \((\beta_1,1), (\beta_2,2), \ldots, (\beta_n,n)\), where \( \beta_j = b \), for \( j = 1, 2, \ldots, n \). Let \( c(1), c(2), \ldots, c(n) \) be the join-irreducible \( C \)-states corresponding to these \( C \)-signals. Then, by construction, \( c(j) \not\preceq b \) for each \( j = 1, 2, \ldots, n \), so \( b = c(1) \cup c(2) \cup \cdots \cup c(n) \). But \( b \) is join-irreducible, so that there is at least one \( c(j) \) such that \( b = c(j) \). This shows that there is at least one \( C \)-signal corresponding to any join-irreducible element \( b \). We now wish to show that if \( b \neq 0 \) this correspondence is one-to-one.

If \( \alpha = 0 \) in the \( C \)-signal \((\alpha,i)\), then \( 0 \) induces \((\alpha,i)\), and is clearly minimal. Thus all \( C \)-signals of the form \((0,i)\) have 0 for their corresponding join-irreducible \( C \)-state. Now take \( \alpha > 0 \) in \((\alpha,i)\), and let \( a \) be the corresponding join-irreducible element, as before. Let 0, \( a(1), a(2), \ldots, a(r) \), \( a \) be a covering sequence in \( C[u] \) from 0 to \( a \). This sequence has at least two members because \( a \neq 0 \). Since \( a(r) \) is covered by \( a \) it differs from \( a \) in just one
A THEORY OF ASYNCHRONOUS CIRCUITS

component, by 1, according to Theorem 26. Thus $a_j(r) + 1 = a_j$, for just one index $j$, and $a_k(r) = a_k$ for all other indices $k$. But $j$ must equal $i$, for otherwise $a(r)$ would induce $(\alpha, i)$, which is impossible because $\alpha$ is the minimum $C$-state inducing $(\alpha, i)$. Thus, $i$ is uniquely $j$ and $\alpha$ is uniquely $a_j$. This means that $(\alpha, i)$ is uniquely determined, and hence the mapping is one-to-one.

To demonstrate the second part of the theorem we require the lemma:

**Lemma:** If $C[u]$ is distributive and $\alpha$ is the join-irreducible element corresponding to $(\alpha, i)$, then for any $x$ either $\alpha \lor x$, or else $x$ is in $(\alpha - 1, i)$.

We begin by noting that if $\alpha > 0$ then $(\alpha - 1, i)$ exists. This may be seen by considering a covering sequence from 0 to $a$. By Theorem 26, some $C$-state in this sequence must induce $(\alpha - 1, i)$.

If $x$ is not in $(\alpha - 1, i)$, then $\alpha \lor x$ induces $(\alpha, i)$ by Theorem 51. By construction of $a$ we have $\alpha \lor x$, so $\alpha \lor x$. Conversely, if $\alpha \lor x$ then $\alpha \lor x$ is not in $(\alpha - 1, i)$, so $x$ is not in $(\alpha - 1, i)$.

Let $(\alpha, i)$ and $(\beta, j)$ correspond to the join-irreducible elements $\alpha$ and $\beta$ respectively. Assume $\alpha \lor \beta$. If $x$ is any $C$-state in $(\alpha - 1, i)$, we cannot have $\beta \lor x$, for otherwise $\alpha \lor x$, which is impossible by the foregoing lemma. Hence $x$ is in $(\beta - 1, j)$ by the lemma.

Since $x$ was arbitrary we have $(\alpha - 1, i) \subseteq (\beta - 1, j)$.

Next assume that $(\alpha - 1, i) \subseteq (\beta - 1, j)$. Since $\beta$ is not in $(\beta - 1, j)$, it cannot be in $(\alpha - 1, i)$, and hence $\alpha \lor \beta$ by the lemma.

This completes the proof of Theorem 54, which, it should be noted, depends on Theorem 26 and, therefore, upon the assumption that the signals are independent.

**Theorem 55:** If two distributive lattices of $C$-states $C[u]$ and $C^*[u^*]$ determine identical partially ordered sets of $C$-signals, then $C[u]$ and $C^*[u^*]$ are identical.

**Proof:** Let us assume that $C[u]$ and $C^*[u^*]$ are not identical. By (10.5) we see that their corresponding sets $J[u]$ and $J^*[u^*]$ of join-irreducible elements are not identical. Hence there is at least one join-irreducible element $\alpha$ in $J[u]$ which differs from the corresponding element $\alpha^*$ in $J^*[u^*]$, but both correspond to $C$-signals having the same designation, say $(\alpha, i)$. Note that $\alpha$ and $\alpha^*$ may not be the zero elements in $J[u]$ and $J^*[u^*]$, since then they would be equal. Since $\alpha = \alpha$ and $\alpha^* = \alpha$, they must differ in some other component, say $\alpha_j \neq \alpha_j^*$. No loss of generality results from assuming $\alpha_j < \alpha_j^*$. Thus the $C$-signal $(\beta,j)$ with $\alpha_j^* = \beta > 0$ exists. Let $\beta$ be the corresponding join-irreducible element in $J[u]$. Then $\alpha$ is in $(\beta - 1, j)$, so $\beta \lor \alpha$ by the lemma in the proof of Theorem 54; but $\alpha^*$ is not in $(\beta - 1, j)$, and $\beta^* \lor \alpha^*$. However, $J[u]$ and $J*[u^*]$ are isomorphic by Theorem 54, giving a contradiction.

We shall take the set of $C$-signals and their ordering relations as the starting point for the synthesis procedure. It will be assumed, therefore, that some verbal description of the behavior of the circuit leads to a specification of this partially ordered set. In effect, we are
specifying the signal changes which occur at points within the circuit and causation relations
between these changes. Naturally, not every such specification will lead to a realizable
circuit, but the theorems which follow will give us restrictions on the functions (2.3). If
these restrictions are internally consistent, then any set of functions which satisfies them
will represent a distributive (and hence speed-independent) circuit which behaves in the
specified way.

There are two reasons for using the set of 0-signals rather than the lattice \( \mathbb{C}[u] \) as our
starting point. In the first place, the set of 0-signals is not as numerous as the set of 0-states,
if parallel action takes place in the circuit. In fact, if \( r \) parallel changes occur in a binary
circuit, we obtain \( r \) corresponding 0-signals and \( 2^r \) 0-states. Secondly, the 0-signals are not
subject to as many restrictions as the 0-states, since the 0-states must form a distributive
(or at least semimodular) lattice while the 0-signals merely need to be partially ordered,
although in either case we must be able to obtain a consistent set of restrictions on the
functions (2.3).

Theorem 56: If \( a \) induces \((x,i)\) and \((y,j)\), and \( b \) is the join-irreducible 0-state corresponding
to \((x + 1, i)\), then \( a_j < b_j \) if and only if \((y,j) \subseteq (x,i)\).

Proof: Assume \( a_j < b_j \). If \( x \) is any 0-state not in \((x,i)\), we have \( b < x \) by the lemma
in the proof of Theorem 64. Hence \( y < b \) by \( x \), and \( x \) is not in \((y,j)\).

Next assume \((y,j) \subseteq (x,i)\). Since \( b \) is not in \((x,i)\) it is not in \((y,j)\), and we have \( a_j = y < b_j \).

Theorem 57: If \( n \) is greater than 1 and \( a \) induces \((x,i)\), then \( a_t = a_{t'} \) if and only if there
is a 0-signal \((y,j)\) induced by \( a \) such that \((y,j) \subseteq (x,i)\) and \( j \neq i \).

Proof: Assume that such a 0-signal \((y,j)\) exists and yet that \( a_t \neq a_{t'} \). Then by Theorem
27 we may construct a 0-state \( b \) with \( b_t = a_t + 1 \) and \( b_j = a_j \). Thus \( b \) is in \((y,j)\) and not
in \((x,i)\), and we cannot have \((y,j) \subseteq (x,i)\). Therefore \( a_t = a_{t'} \).

Assume next that \( a_t = a_{t'} \). If no 0-signal \((\beta, i)\) exists with \( \beta > \alpha \), we see that \((x,i) = \mathbb{C}[u] \)
and hence \((y,j) \subseteq (x,i)\) for every \((y,j)\). If \((\beta, i)\) does exist and is induced by some 0-state \( c \),
we may form a covering sequence from \( a \) to \( a \cup c \) and by Theorem 26 obtain a 0-state
inducing \((s + 1, i)\). Let \( d \) be the join-irreducible element corresponding to \((x + 1, i)\). Assume that \( a_j \geq d_j \) for all \( j \neq i \). Then if we form \( e = a \cup d \) we see that \( e_j = a_j \) for all \( j \neq i \), and \( e_i = a_i + 1 \). Hence \( e \) covers \( a \), so \( a \leq e \) and \( e_j \leq a_{t'} \). This would mean \( a_t \neq a_{t'} \),
and hence we infer \( a_j < d_j \) for some \( j \neq i \). Therefore \((y,j) \subseteq (x,i)\) by Theorem 56, for some
\((y,j)\) induced by \( a \).

Theorem 58: Any vector \( a \) which, when regarded as a 0-state, induces only existing
0-signals, and does not violate any inclusion relations among the 0-signals, does represent
a member of \( \mathbb{C}[u] \).

Proof: Since \( a \), regarded as a 0-state, induces only existing 0-signals we may attempt
to write it as a join of the join-irreducible elements corresponding to these 0-signals. Let
A THEORY OF ASYNCHRONOUS CIRCUITS

this join be \( a^* = b(1) \cup b(2) \cup \cdots \cup b(n) \). Let us assume \( a^* \neq a \) so that \( a_i^* \neq a_i \) for at least one \( i \). Then there must be some \( b(j) \) such that \( b_i(j) > b_i(i) \). Let \( b(i) \) induce \((x,i)\) and \( b(j) \) induce \((\beta,j)\). By the argument of the previous proof we have \((x,i) \subseteq (\beta - 1,j)\). But this inclusion relation is violated by the assumption that \( a \) is in \((x,i)\) but not in \((\beta - 1,j)\). Hence \( a^* = a \) and \( a \) is in \( C[u] \).

Theorems 57 and 58 may be used to obtain a synthesis method for binary circuits. A detailed presentation of this technique will appear in a future publication dealing with synthesis.

In a binary circuit the terminal state \( a \) of any \( C \)-state \( a \) is obtainable by summing \( u \) and \( a \), and taking the residues of the components modulo 2. Also, in the binary case, we see that \( a_i \neq a_i' \) implies \( a_i' \) equals the complement of \( a_i \). Thus we are able to determine explicitly whether \( a_i' = a_i \) or \( a_i' = \bar{a}_i \) from Theorem 57 with a knowledge of the ordering relations among the \( C \)-signals, provided we know what the other signals may be. But the other signals are subject only to the limitations described in Theorem 58. Thus, for each signal \( a_i \) we obtain a set of restrictions on the function \( f_i \). If all these restrictions are applied to all \( f_i \), we obtain a set of conditions which, if consistent, are necessary and sufficient to cause the circuit to behave in a way described by the lattice \( C[u] \).

REFERENCES

4. Ibid., p. 6.
5. Ibid., p. 66.
6. Ibid., p. 134.
7. Ibid., p. 37.
8. Ibid., p. 20.
9. Ibid., p. 142.